参数资料
| 型号： | XRT83VSH38IB |
| 厂商： | Exar Corporation |
| 文件页数： | 45/76页 |
| 文件大小： | 0K |
| 描述： | IC LIU SH T1/E1/J1 8CH 225BGA |
| 标准包装： | 84 |
| 类型： | 线路接口装置（LIU） |
| 驱动器/接收器数： | 8/8 |
| 规程： | T1，E1，J1 |
| 电源电压： | 3.14 V ~ 3.47 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 225-BGA |
| 供应商设备封装： | 225-BGA（19x19） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页当前第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页
XRT83VSH38
I
REV. 1.1.0
8-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
TABLE OF CONTENTS
GENERAL DESCRIPTION.............................................................................................................. 1
APPLICATIONS ............................................................................................................................................................... 1
FIGURE 1. BLOCK DIAGRAM OF THE XRT83VSH38 T1/E1/J1 LIU (HOST MODE) .................................................................................... 1
FIGURE 2. BLOCK DIAGRAM OF THE XRT83VSH38 T1/E1/J1 LIU (HARDWARE MODE) ........................................................................... 2
FEATURES..................................................................................................................................................................... 3
ORDERING INFORMATION .................................................................................................................... 3
TABLE OF CONTENTS ............................................................................................................ I
PIN DESCRIPTION BY FUNCTION................................................................................................ 5
RECEIVE SECTION ......................................................................................................................................................... 5
TRANSMIT SECTION ....................................................................................................................................................... 7
PARALLEL MICROPROCESSOR INTERFACE ...................................................................................................................... 9
JITTER
ATTENUATOR.................................................................................................................................................... 11
CLOCK SYNTHESIZER .................................................................................................................................................. 11
ALARM FUNCTIONS/REDUNDANCY SUPPORT................................................................................................................. 13
SERIAL MICROPROCESSOR INTERFACE......................................................................................................................... 15
POWER AND GROUND.................................................................................................................................................. 16
FUNCTIONAL DESCRIPTION ...................................................................................................... 18
1.0 HARDWARE MODE VS HOST MODE ................................................................................................ 18
1.1 FEATURE DIFFERENCES IN HARDWARE MODE ...................................................................................... 18
TABLE 1: DIFFERENCES BETWEEN HARDWARE MODE AND HOST MODE................................................................................................. 18
2.0 MASTER CLOCK GENERATOR ......................................................................................................... 19
FIGURE 3. TWO INPUT CLOCK SOURCE................................................................................................................................................. 19
FIGURE 4. ONE INPUT CLOCK SOURCE ................................................................................................................................................. 19
TABLE 2: MASTER CLOCK GENERATOR ................................................................................................................................................. 19
3.0 RECEIVE PATH LINE INTERFACE .................................................................................................... 20
FIGURE 5. SIMPLIFIED BLOCK DIAGRAM OF THE RECEIVE PATH ............................................................................................................ 20
3.1 LINE TERMINATION (RTIP/RRING) .............................................................................................................. 20
3.1.1 CASE 1: INTERNAL TERMINATION.......................................................................................................................... 20
TABLE 3: SELECTING THE INTERNAL IMPEDANCE ................................................................................................................................... 20
FIGURE 6. TYPICAL CONNECTION DIAGRAM USING INTERNAL TERMINATION .......................................................................................... 20
3.1.2 CASE 2: INTERNAL TERMINATION WITH ONE EXTERNAL FIXED RESISTOR FOR ALL MODES .................... 21
TABLE 4: SELECTING THE VALUE OF THE EXTERNAL FIXED RESISTOR.................................................................................................... 21
FIGURE 7. TYPICAL CONNECTION DIAGRAM USING ONE EXTERNAL FIXED RESISTOR ............................................................................. 21
3.2 CLOCK AND DATA RECOVERY ................................................................................................................... 22
FIGURE 8. RECEIVE DATA UPDATED ON THE RISING EDGE OF RCLK..................................................................................................... 22
FIGURE 9. RECEIVE DATA UPDATED ON THE FALLING EDGE OF RCLK................................................................................................... 22
TABLE 5: TIMING SPECIFICATIONS FOR RCLK/RPOS/RNEG ................................................................................................................ 22
3.2.1 RECEIVE SENSITIVITY .............................................................................................................................................. 22
FIGURE 10. TEST CONFIGURATION FOR MEASURING RECEIVE SENSITIVITY ............................................................................................ 23
3.2.2 INTERFERENCE MARGIN ......................................................................................................................................... 23
FIGURE 11. TEST CONFIGURATION FOR MEASURING INTERFERENCE MARGIN......................................................................................... 23
3.2.3 GENERAL ALARM DETECTION AND INTERRUPT GENERATION ........................................................................ 23
3.3 RECEIVE JITTER ATTENUATOR .................................................................................................................. 24
3.4 HDB3/B8ZS DECODER .................................................................................................................................. 25
3.5 RPOS/RNEG/RCLK ........................................................................................................................................ 25
FIGURE 12. SINGLE RAIL MODE WITH A FIXED REPEATING "0011" PATTERN ......................................................................................... 25
FIGURE 13. DUAL RAIL MODE WITH A FIXED REPEATING "0011" PATTERN ............................................................................................ 25
3.6 RXMUTE (RECEIVER LOS WITH DATA MUTING) ....................................................................................... 26
FIGURE 14. SIMPLIFIED BLOCK DIAGRAM OF THE RXMUTE FUNCTION................................................................................................... 26
4.0 TRANSMIT PATH LINE INTERFACE ................................................................................................. 27
FIGURE 15. SIMPLIFIED BLOCK DIAGRAM OF THE TRANSMIT PATH ......................................................................................................... 27
4.1 TCLK/TPOS/TNEG DIGITAL INPUTS ............................................................................................................ 27
FIGURE 16. TRANSMIT DATA SAMPLED ON FALLING EDGE OF TCLK...................................................................................................... 27
FIGURE 17. TRANSMIT DATA SAMPLED ON RISING EDGE OF TCLK........................................................................................................ 27
TABLE 6: TIMING SPECIFICATIONS FOR TCLK/TPOS/TNEG.................................................................................................................. 28
4.2 HDB3/B8ZS ENCODER .................................................................................................................................. 28
TABLE 7: EXAMPLES OF HDB3 ENCODING ............................................................................................................................................ 28
TABLE 8: EXAMPLES OF B8ZS ENCODING............................................................................................................................................. 28
4.3 TRANSMIT JITTER ATTENUATOR ............................................................................................................... 29
相关PDF资料 |
PDF描述 |
|---|---|
| XRT85L61IG | IC BITS CLOCK EXTRACTOR 28TSSOP |
| XRT91L30IQ | IC TXRX SONET/SDH 8BIT 64QFP |
| XRT91L32IQTR | IC TXRX SONET/SDH 8BIT 100QFP |
| XRT91L80IB-F | IC TXRX SONET/SDH 4BIT 196STBGA |
| ZSD100N8TA | IC DRIVER SIREN 8-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRT83VSH38IB-F | 功能描述:外围驱动器与原件 - PCI 8 Channel Short-Haul RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
| XRT83VSH38IB-F | 制造商:Exar Corporation 功能描述:T1/E1 LIU IC |
| XRT84L38 | 制造商:EXAR 制造商全称:EXAR 功能描述:OCTAL T1/E1/J1 FRAMER |
| XRT84L38_06 | 制造商:EXAR 制造商全称:EXAR 功能描述:OCTAL T1/E1/J1 FRAMER |
| XRT84L38IB | 功能描述:网络控制器与处理器 IC 8 Ch T1/E1 Framer RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。