参数资料
型号: XRT86VL38IB-F
厂商: Exar Corporation
文件页数: 141/160页
文件大小: 0K
描述: IC LIU/FRAMER T1/E1/J1 8CH 420BG
标准包装: 40
控制器类型: T1/E1/J1 调帧器,LIU
电源电压: 3.3V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 420-BBGA
供应商设备封装: 420-PBGA
包装: 托盘
其它名称: 1016-1487
XRT86VL38IB-F-ND
XRT86VL38
76
REV. V1.2.0
OCTAL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION
3-0
RxCOND[3:0]
R/W
0000
Receive Channel Conditioning for Timeslot 0 to 23
These bits allow the user to substitute the input line data (Octets 0-23) with
internally generated Conditioning Codes prior to transmission to the back-
plane interface on a per-channel basis. The table below presents the differ-
ent conditioning codes based on the setting of these bits.
NOTE:
Register address 0xn300 represents time slot 0, and address
0xn317 represents time slot 23.
TABLE 55: RECEIVE CHANNEL CONTROL REGISTER 0-23 (RCCR 0-23)
HEX ADDRESS: 0Xn360 TO 0XN377
BIT
FUNCTION
TYPE
DEFAULT
DESCRIPTION-OPERATION
RXCOND[1:0]
CONDITIONING CODES
0x0 / 0xE
Contents of timeslot octet are unchanged.
0x1
All 8 bits of the selected timeslot octet are inverted (1’s
complement)
OUTPUT = (TIME_SLOT_OCTET) XOR 0xFF
0x2
Even bits of the selected timeslot octet are inverted
OUTPUT = (TIME_SLOT_OCTET) XOR 0xAA
0x3
Odd bits of the selected time slot octet are inverted
OUTPUT = (TIME_SLOT_OCTET) XOR 0x55
0x4
Contents of the selected timeslot octet will be substituted
with the 8 -bit value in the Receive
Programmable User Code Register (0xn380-0xn397),
0x5
Contents of the timeslot octet will be substituted with the
value 0x7F (BUSY Code)
0x6
Contents of the timeslot octet will be substituted with the
value 0xFF (VACANT Code)
0x7
Contents of the timeslot octet will be substituted with the
BUSY time slot code (111#_####), where ##### is the
Timeslot number
0x8
Contents of the timeslot octet will be substituted with the
MOOF code (0x1A)
0x9
Contents of the timeslot octet will be substituted with the
A-Law Digital Milliwatt pattern
0xA
Contents of the timeslot octet will be substituted with the
μ-Law Digital Milliwatt pattern
0xB
The MSB (bit 1) of input data is inverted
0xC
All input data except MSB is inverted
0xD
Contents of the timeslot octet will be substituted with the
PRBS X15 + X 14 + 1/QRTS pattern
NOTE: PRBS X15 + X 14 + 1 or QRTS pattern depends on
PRBSType selected in the register 0xn123 - bit 7
0xF
D/E time slot - The RxDE[2:0] bits in the Transmit Signal-
ing and Data Link Select Register (0xn10C) will determine
the data source for Receive D/E time slots.
相关PDF资料
PDF描述
V72A36C400BF CONVERTER MOD DC/DC 36V 400W
V72A36C400BL3 CONVERTER MOD DC/DC 36V 400W
V72A36C400BL CONVERTER MOD DC/DC 36V 400W
V72A28C400BG3 CONVERTER MOD DC/DC 28V 400W
V72A28C400BG CONVERTER MOD DC/DC 28V 400W
相关代理商/技术参数
参数描述
XRT86VL38IB-F 制造商:Exar Corporation 功能描述:T1/E1 Framer Combo IC
XRT86VL3X 制造商:EXAR 制造商全称:EXAR 功能描述:T1/E1/J1 FRAMER/LIU COMBO - ARCHITECTURE DESCRIPTION
XRT86VL3X_07 制造商:EXAR 制造商全称:EXAR 功能描述:T1/E1/J1 FRAMER/LIU COMBO - ARCHITECTURE DESCRIPTION
XRT86VL3X_0710 制造商:EXAR 制造商全称:EXAR 功能描述:T1/E1/J1 FRAMER/LIU COMBO - ARCHITECTURE DESCRIPTION
XRT86VX38 制造商:EXAR 制造商全称:EXAR 功能描述:OCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION