- 您现在的位置：买卖IC网 > PDF目录14585 > ZL2106ALCF (Intersil)IC REG BUCK SYNC ADJ 6A 36QFN PDF资料下载
参数资料
| 型号： | ZL2106ALCF |
| 厂商： | Intersil |
| 文件页数： | 15/29页 |
| 文件大小： | 0K |
| 描述： | IC REG BUCK SYNC ADJ 6A 36QFN |
| 标准包装： | 50 |
| 类型： | 降压（降压） |
| 输出类型： | 可调式 |
| 输出数： | 1 |
| 输出电压： | 0.54 V ~ 5.5 V |
| 输入电压： | 4.5 V ~ 14 V |
| PWM 型： | 电压模式 |
| 频率 - 开关： | 200kHz ~ 1MHz |
| 电流 - 输出： | 6A |
| 同步整流器： | 是 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 36-VFQFN 裸露焊盘 |
| 包装： | 管件 |
| 供应商设备封装： | 36-QFN（6x6） |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页
ZL2106
Power-good (PG)
The ZL2106 provides a Power-good (PG) signal that indicates the
output voltage is within a specified tolerance of its target level
and no fault condition exists. By default, the PG pin will assert if
the output is within +15%/-10% of the target voltage. These
limits may be changed via the I 2 C/SMBus interface. See
Application Note AN2033 for details.
A PG delay period is the time from when all conditions for
asserting PG are met and when the PG pin is actually asserted.
This feature is commonly used instead of an external reset
controller to signal the power supply is at its target voltage prior
to enabling any powered circuitry. By default, the ZL2106 PG
delay is set to 1ms and may be changed using the I 2 C/SMBus
interface as described in AN2033.
Switching Frequency and PLL
The ZL2106 incorporates an internal phase-locked loop (PLL) to
clock the internal circuitry. The PLL can be driven by an external
clock source connected to the SYNC pin. When using the internal
oscillator, the SYNC pin can be configured as a clock source for
other Zilker Labs devices.
The SYNC pin is a unique pin that can perform multiple functions
depending on how it is configured. The CFG pin is used to select
the operating mode of the SYNC pin as shown in Table 4. Figure
16 illustrates the typical connections for each mode.
TABLE 7. SYNC PIN FUNCTION SELECTION
CONFIGURATION A: SYNC OUTPUT
When the SYNC pin is configured as an output (CFG pin is tied HIGH),
the device will run from its internal oscillator and will drive the
resulting internal oscillator signal (preset to 400kHz) onto the SYNC
pin so other devices can be synchronized to it. The SYNC pin will not
be checked for an incoming clock signal while in this mode.
CONFIGURATION B: SYNC INPUT
When the SYNC pin is configured as an input (CFG pin is tied
LOW), the device will automatically check for an external clock
signal on the SYNC pin each time the EN pin is asserted. The
internal oscillator will then synchronize with the rising edge of the
external clock. The incoming clock signal must be in the range of
200kHz to 1MHz with a minimum duty cycle and must be stable
when the EN pin is asserted. The external clock signal must also
exhibit the necessary performance requirements (see the
“Electrical Specifications” table beginning on page 6).
In the event of a loss of the external clock signal, the output
voltage may show transient over/undershoot. If this happens, the
ZL2106 will automatically switch to its internal oscillator and
switch at a frequency close to the previous incoming frequency.
CONFIGURATION C: SYNC AUTO DETECT
When the SYNC pin is configured in auto detect mode (CFG pin is left
OPEN), the device will automatically check for a clock signal on the
SYNC pin after enable is asserted. If a valid clock signal is present,
the ZL2106’s oscillator will then synchronize with the rising edge of
the external clock (refer to SYNC INPUT description).
CFG PIN
LOW
OPEN
HIGH
SYNC PIN FUNCTION
SYNC is configured as an input
Auto detect mode
SYNC is configured as an output f SW = 400kHz
Logic
high
SYNC
If no incoming clock signal is present, the ZL2106 will configure
the switching frequency according to the state of the SYNC pin as
listed in Table 8. In this mode, the ZL2106 will only read the
SYNC pin connection during the start-up sequence. Changes to
the SYNC pin connection will not affect f SW until the power
(VDDS) is cycled off and on again.
SYNC
200kHz – 1MHz
N/C
ZL2106
A) SYNC = output
Logic
200kHz – 1MHz
N/C
ZL2106
B) SYNC = input
N/C
high
SYNC
Open
SYNC
SYNC
200kHz – 1MHz
ZL2106
OR
Logic
ZL2106
OR
R SYNC
ZL2106
low
C) SYNC = Auto Detect
FIGURE 16. SYNC PIN CONFIGURATIONS
15
FN6852.6
February 20, 2013
相关PDF资料 |
PDF描述 |
|---|---|
| RCC15DRTS-S93 | CONN EDGECARD 30POS DIP .100 SLD |
| VE-JVY-CZ | CONVERTER MOD DC/DC 3.3V 16.5W |
| MAX6467XS19D3+T | IC MPU/RESET CIRC 1.900V SC70-4 |
| VE-JV3-CZ-S | CONVERTER MOD DC/DC 24V 25W |
| RBC15DREI-S93 | CONN EDGECARD 30POS .100 EYELET |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ZL2106ALCF-01 | 制造商:Intersil Corporation 功能描述:6A DIGITAL DC-DC CONVERTER W/ DDC - BULK50 - Trays |
| ZL2106ALCFT | 功能描述:IC REG BUCK SYNC ADJ 6A 36QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 开关稳压器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:降压（降压） 输出类型:两者兼有 输出数:1 输出电压:5V，1 V ~ 10 V 输入电压:3.5 V ~ 28 V PWM 型:电流模式 频率 - 开关:220kHz ~ 1MHz 电流 - 输出:600mA 同步整流器:无 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:16-SSOP（0.154"，3.90mm 宽） 包装:带卷 (TR) 供应商设备封装:16-QSOP |
| ZL2106ALCFTK | 功能描述:IC REG BUCK SYNC ADJ 6A 36QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 开关稳压器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:降压（降压） 输出类型:两者兼有 输出数:1 输出电压:5V，1 V ~ 10 V 输入电压:3.5 V ~ 28 V PWM 型:电流模式 频率 - 开关:220kHz ~ 1MHz 电流 - 输出:600mA 同步整流器:无 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:16-SSOP（0.154"，3.90mm 宽） 包装:带卷 (TR) 供应商设备封装:16-QSOP |
| ZL2106ALCFTR5520 | 制造商:Intersil Corporation 功能描述:6A DIGITAL DC-DC CONVERTER W/ DDC - TR4K - Tape and Reel |
| ZL2106ALCN | 功能描述:IC REG BUCK SYNC ADJ 6A 36QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 开关稳压器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:降压（降压） 输出类型:固定 输出数:1 输出电压:3.3V 输入电压:4.5 V ~ 24 V PWM 型:- 频率 - 开关:- 电流 - 输出:125mA 同步整流器:无 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SOT-23-6 包装:Digi-Reel® 供应商设备封装:SOT-6 其它名称:MAX1836EUT33#TG16DKR |
发布紧急采购，3分钟左右您将得到回复。