参数资料
| 型号： | ZY7015LG-T1 |
| 厂商： | Power-One |
| 文件页数： | 28/34页 |
| 文件大小： | 0K |
| 描述： | PROGBL CONV DC-DC 15A OUT SMD |
| 标准包装： | 500 |
| 系列： | 智能 POL 转换器 |
| 类型： | 非隔离（POL） |
| 输出数： | 1 |
| 电压 - 输入（最小）： | 3V |
| 电压 - 输入（最大）： | 13.2V |
| Voltage - Output 1： | 0.5 ~ 5.5 V |
| 电流 - 输出（最大）： | 15A |
| 电源（瓦） - 制造商系列： | 82W |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 模块 |
| 尺寸/尺寸： | 1.26" L x 0.55" W x 0.31" H（32.0mm x 14.0mm x 8.0mm） |
| 包装： | 带卷 (TR) |
| 工作温度： | -40°C ~ 85°C |
| 电源（瓦特）- 最大： | 82.5W |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页当前第28页第29页第30页第31页第32页第33页第34页
ZY7015 15A DC-DC Intelligent POL Data Sheet
3V to 13.2V Input ? 0.5V to 5.5V Output
R/W-1
DCL5
Bit 7
R/W-1
DCL4
R/W-1
DCL3
R/W-0
DCL2
R/W-1
DCL1
R/W-0
DCL0
R/W-0
HI
R/W-0
LO
Bit 0
The transfer function of the POL converter is shown
in Figure 54. It is a third order function with two
zeros and three poles. Pole 1 is the integrator pole,
Pole 2 is used in conjunction with Zero 1 and Zero 2
Bit 7:2 DCL[5:0] , Duty Cycle Limitation
00h: 0
01h: 1/64
…
3Fh: 63/64
Bit 1:
HI , ADC high saturation feed-forward
0: disabled
R = Readable bit
W = Writable bit
U = Unimplemented bit,
read as ‘0’
- n = Value at POR reset
to adjust the phase lead and limit the gain increase
in mid band. Pole 3 is used as a high frequency low-
pass filter to limit PWM noise.
Magnitude[dB]
Bit 0:
1: enabled
LO , ADC low saturation feed-forward
0: disabled
1: enabled
50
40
Z1
P1 Z2
P2
P3
P1: Pole 1
P2: Pole 3
P3: Pole 3
Figure 53. Duty Cycle Limit Register
30
Z1: Zero 1
Z2: Zero 2
20
8.4.4 ADC Saturation Feedforward
To speed up the PWM response in case of heavy
dynamic loads, the duty cycle can be forced either to
0 or the duty cycle limit depending on the polarity of
the transient. This function is equivalent to having
two comparators defining a window around the
output voltage setpoint. When an error signal is
inside the window, it will produce gradual duty cycle
change proportional to the error signal. If the error
10
Phase
[°]
+45
0
-45
-90
0.1
0.1
1
1
10
10
100
100
1000
1000
Freq
[kHz]
Freq
[kHz]
signal goes outside the window (usually due to large
output current steps), the duty cycle will change to its
limit in one switching cycle. In most cases this will
significantly improve transient response of the
controller, reducing amount of required external
capacitance.
Under certain circumstances, usually when the
maximum duty cycle limit significantly exceeds its
nominal value, the ADC saturation can lead to the
overcompensation of the output error. The
phenomenon manifests itself as low frequency
oscillations on the output of the POL. It can usually
be reduced or eliminated by disabling the ADC
-135
-180
Figure 54. Transfer Function of PWM
Positions of poles and zeroes are determined by
coefficients of the digital filter. The filter is
characterized by four numerator coefficients ( C 0 , C 1 ,
C 2 , C 3 ) and three denominator coefficients ( B 1 , B 2 ,
B 3 ). The coefficients are automatically calculated
when desired frequency of poles and zeros is
entered in the GUI PWM Controller window. The
coefficients are stored in the C0H, C0L, C1H, C1L,
C2H, C2L, C3H, C3L, B1, B2, and B3 registers.
saturation or limiting the maximum duty cycle to 120-
140% of the calculated value. It is not recommended
to use ADC saturation for output voltages higher
than 2.0V.
Note :
The GUI automatically transforms zero and pole
frequencies into the digital filter coefficients. It is strongly
recommended to use the GUI to determine the filter
coefficients.
The ADC saturation feedforward can be
programmed in the GUI PWM Controller window or
directly via the I 2 C bus by writing into the DCL
register.
Programming feedback loop compensation allows
optimizing POL performance for various application
conditions. For example, increase in bandwidth can
significantly improve dynamic response.
8.4.5 Feedback Loop Compensation
8.5
Current Share
Feedback loop compensation can be programmed in
the GUI PWM Controller window by setting
frequency of poles and zeros of the transfer function.
The POL converters are equipped with the digital
current share function. To activate the current share,
interconnect the CS pins of the POLs connected in
ZD-00283 Rev. 2.5, 01-Jul-10
www.power-one.com
Page 28 of 34
相关PDF资料 |
PDF描述 |
|---|---|
| 74LCX06MX | IC INVERTER HEX/BUFFER OD 14SOIC |
| OSTVM077550 | TERM BLOCK PLUG 5.00MM 7POS |
| OSTVM075551 | TERM BLOCK PLUG 5.08MM 7POS |
| OSTVM075550 | TERM BLOCK PLUG 5.08MM 7POS |
| OSTV7213151 | TERM BLOCK PLUG 3.81MM 21POS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ZY7015LGT2 | 制造商:POWER-ONE 制造商全称:Power-One 功能描述:3V to 13.2V Input 0.5V to 5.5V Output |
| ZY7015LG-T2 | 功能描述:DC/DC转换器 15A OUT SMD 100 pcs RoHS:否 制造商:Murata 产品: 输出功率: 输入电压范围:3.6 V to 5.5 V 输入电压（标称）: 输出端数量:1 输出电压（通道 1）:3.3 V 输出电流（通道 1）:600 mA 输出电压（通道 2）: 输出电流（通道 2）: 安装风格:SMD/SMT 封装 / 箱体尺寸: |
| ZY7015LGT3 | 制造商:POWER-ONE 制造商全称:Power-One 功能描述:3V to 13.2V Input 0.5V to 5.5V Output |
| ZY7015LG-T3 | 功能描述:DC/DC转换器 50 pcs RoHS:否 制造商:Murata 产品: 输出功率: 输入电压范围:3.6 V to 5.5 V 输入电压（标称）: 输出端数量:1 输出电压（通道 1）:3.3 V 输出电流（通道 1）:600 mA 输出电压（通道 2）: 输出电流（通道 2）: 安装风格:SMD/SMT 封装 / 箱体尺寸: |
| ZY7015LQ1 | 制造商:POWER-ONE 制造商全称:Power-One 功能描述:3V to 13.2V Input 0.5V to 5.5V Output |
发布紧急采购，3分钟左右您将得到回复。