参数资料
型号: 24AA02E48T-I/SN
厂商: Microchip Technology
文件页数: 4/28页
文件大小: 0K
描述: IC EEPROM 2KBIT 400KHZ 8SOIC
产品培训模块: MAC Address EEPROMs
标准包装: 3,300
格式 - 存储器: EEPROM - 串行(带 MAC 地址)
存储器类型: EEPROM
存储容量: 2K (256 x 8)
速度: 100kHz,400kHz
接口: I²C,2 线串口
电源电压: 1.7 V ~ 5.5 V
工作温度: -40°C ~ 85°C
封装/外壳: 8-SOIC(0.154",3.90mm 宽)
供应商设备封装: 8-SOICN
包装: 带卷 (TR)
24AA02E48/24AA025E48
TABLE 1-2:
AC CHARACTERISTICS
AC CHARACTERISTICS
Industrial (I):
T A = -40°C to +85°C, V CC = +1.7V to +5.5V
Param.
No.
1
Sym.
F CLK
Characteristic
Clock frequency
Min.
Typ.
Max.
400
Units
kHz
Conditions
2.5V ? V CC ? 5.5V
100
1.7V ? V CC ? 2.5V
2
3
T HIGH
T LOW
Clock high time
Clock low time
600
4000
1300
ns
ns
2.5V ? V CC ? 5.5V
1.7V ? V CC ? 2.5V
2.5V ? V CC ? 5.5V
4700
1.7V ? V CC ? 2.5V
4
T R
SDA and SCL rise time
300
ns
2.5V ? V CC ? 5.5V (Note 1)
(Note 1)
1000
1.7V ? V CC ? 2.5V (Note 1)
5
T F
SDA and SCL fall time
300
ns
(Note 1)
6
T HD : STA
Start condition hold time
600
ns
2.5V ? V CC ? 5.5V
4000
1.7V ? V CC ? 2.5V
7
T SU : STA
Start condition setup
600
ns
2.5V ? V CC ? 5.5V
time
4700
1.7V ? V CC ? 2.5V
8
T HD : DAT
Data input hold time
0
ns
(Note 2)
9
T SU : DAT
Data input setup time
100
ns
2.5V ? V CC ? 5.5V
250
1.7V ? V CC ? 2.5V
10
T SU : STO
Stop condition setup
600
ns
2.5V ? V CC ? 5.5V
time
4000
1.7V ? V CC ? 2.5V
11
12
T AA
T BUF
Output valid from clock
(Note 2)
Bus free time: Time the
1300
900
3500
ns
ns
2.5V ? V CC ? 5.5V
1.7V ? V CC ? 2.5V
2.5V ? V CC ? 5.5V
bus must be free before
4700
1.7V ? V CC ? 2.5V
a new transmission can
start
13
T OF
Output fall time from V IH
minimum to V IL
250
250
ns
2.5V ? V CC ? 5.5V
1.7V ? V CC ? 2.5V
maximum
14
T SP
Input filter spike
50
ns
(Notes 1 and 3)
suppression
(SDA and SCL pins)
15
T WC
Write cycle time (byte or
5
ms
page)
16
Endurance
1M
cycles 25°C (Note 4)
Note 1:
2:
3:
4:
Not 100% tested. C B = total capacitance of one bus line in pF.
As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region
(minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
The combined T SP and V HYS specifications are due to new Schmitt Trigger inputs which provide improved
noise spike suppression. This eliminates the need for a T I specification for standard operation.
This parameter is not tested but ensured by characterization. For endurance estimates in a specific
application, please consult the Total Endurance? Model which can be obtained from Microchip’s web site
at www.microchip.com.
DS22124D-page 4
? 2010 Microchip Technology Inc.
相关PDF资料
PDF描述
11LC080T-I/SN IC EEPROM 8KBIT 100KHZ 8SOIC
EP4SGX70DF29C2X IC STRATIX IV FPGA 70K 780FBGA
11LC020T-I/MS IC EEPROM 2KBIT 100KHZ 8MSOP
11AA080T-I/SN IC EEPROM 8KBIT 100KHZ 8SOIC
EP20K400EFI672-2X IC APEX 20KE FPGA 400K 672-FBGA
相关代理商/技术参数
参数描述
24AA02E48-TOT 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:2K I2C? Serial EEPROMs with EUI-48? Node Identity
24AA02E48-TSN 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:2K I2C? Serial EEPROMs with EUI-48? Node Identity
24AA02E48T-TOT 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:2K I2C? Serial EEPROMs with EUI-48? Node Identity
24AA02E48T-TSN 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:2K I2C? Serial EEPROMs with EUI-48? Node Identity
24AA02E64 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:2K I2Ca?¢ Serial EEPROMs with EUI-48a?¢ or EUI-64a?¢ Node Identity