- 您现在的位置：买卖IC网 > PDF目录4342 > 24AA02E48T-I/SN (Microchip Technology)IC EEPROM 2KBIT 400KHZ 8SOIC PDF资料下载
参数资料
| 型号： | 24AA02E48T-I/SN |
| 厂商： | Microchip Technology |
| 文件页数： | 9/28页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM 2KBIT 400KHZ 8SOIC |
| 产品培训模块： | MAC Address EEPROMs |
| 标准包装： | 3,300 |
| 格式 - 存储器： | EEPROM - 串行（带 MAC 地址） |
| 存储器类型： | EEPROM |
| 存储容量： | 2K (256 x 8) |
| 速度： | 100kHz，400kHz |
| 接口： | I²C，2 线串口 |
| 电源电压： | 1.7 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 8-SOICN |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
24AA02E48/24AA025E48
6.0
6.1
WRITE OPERATION
Byte Write
If the master should transmit more than 8 words (16 for
the 24AA025E48) prior to generating the Stop condi-
tion, the address counter will roll over and the previously
received data will be overwritten. As with the byte write
Following the Start condition from the master, the
device code (4 bits), the chip address (3 bits) and the
operation, once the Stop condition is received an inter-
nal write cycle will begin (Figure 6-2).
R/W bit which is a logic-low, is placed onto the bus by
the master transmitter. This indicates to the addressed
slave receiver that a byte with a word address will fol-
low once it has generated an Acknowledge bit during
the ninth clock cycle. Therefore, the next byte transmit-
ted by the master is the word address and will be writ-
ten into the Address Pointer of the 24AAXXXE48. After
receiving another Acknowledge signal from the
24AAXXXE48, the master device will transmit the data
word to be written into the addressed memory location.
The 24AAXXXE48 acknowledges again and the mas-
ter generates a Stop condition. This initiates the inter-
nal write cycle and, during this time, the 24AAXXXE48
will not generate Acknowledge signals (Figure 6-1).
Note:
Page write operations are limited to writing
bytes within a single physical page
regardless of the number of bytes
actually being written. Physical page
boundaries start at addresses that are
integer multiples of the page buffer size (or
‘page size’) and end at addresses that are
integer multiples of [page size – 1]. If a
page write command attempts to write
across a physical page boundary, the
result is that the data wraps around to the
beginning of the current page (overwriting
data previously stored there), instead of
being written to the next page, as might be
6.2
Page Write
expected. It is therefore necessary for the
application software to prevent page write
The write-control byte, word address and the first data
byte are transmitted to the 24AAXXXE48 in the same
operations that would attempt to cross a
page boundary.
way as in a byte write. However, instead of generating
a Stop condition, the master transmits up to 8 data bytes
6.3
Write Protection
to the 24AAXXXE48, which are temporarily stored in the
on-chip page buffer and will be written into memory
once the master has transmitted a Stop condition. Upon
receipt of each word, the three lower-order Address
Pointer bits (four for the 24AA025E48) are internally
incremented by ‘ 1 ’. The higher-order five bits (four for
the 24AA025E48) of the word address remain constant.
The upper half of the array (80h-FFh) is permanently
write-protected. Write operations to this address range
are inhibited. Read operations are not affected.
The remaining half of the array (00h-7Fh) can be
written to and read from normally.
FIGURE 6-1:
BYTE WRITE
Bus Activity
Master
S
T
A
R
T
Control
Byte
Word
Address
Data
S
T
O
P
SDA Line
Bus Activity
S
1
0
1
0 A2* A1*A0* 0
Chip
Select
Bits
A
C
K
A
C
K
A
C
K
P
Note:
* Bits A0, A1 and A2 are “don’t cares” for the 24AA02E48.
FIGURE 6-2:
PAGE WRITE
Bus Activity
Master
S
T
A
R
T
Control
Byte
Word
Address (n)
Data (n)
Data (n + 1)
Data (n + 7)
S
T
O
P
S 1 0 1 0 A2 A1 A0 0
SDA Line
* * *
P
Bus Activity
Chip
Select
Bits
A
C
K
A
C
K
A
C
K
A
C
K
A
C
K
Note:
* Bits A0, A1 and A2 are “don’t cares” for the 24AA02E48.
? 2010 Microchip Technology Inc.
DS22124D-page 9
相关PDF资料 |
PDF描述 |
|---|---|
| 11LC080T-I/SN | IC EEPROM 8KBIT 100KHZ 8SOIC |
| EP4SGX70DF29C2X | IC STRATIX IV FPGA 70K 780FBGA |
| 11LC020T-I/MS | IC EEPROM 2KBIT 100KHZ 8MSOP |
| 11AA080T-I/SN | IC EEPROM 8KBIT 100KHZ 8SOIC |
| EP20K400EFI672-2X | IC APEX 20KE FPGA 400K 672-FBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 24AA02E48-TOT | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:2K I2C? Serial EEPROMs with EUI-48? Node Identity |
| 24AA02E48-TSN | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:2K I2C? Serial EEPROMs with EUI-48? Node Identity |
| 24AA02E48T-TOT | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:2K I2C? Serial EEPROMs with EUI-48? Node Identity |
| 24AA02E48T-TSN | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:2K I2C? Serial EEPROMs with EUI-48? Node Identity |
| 24AA02E64 | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:2K I2Ca?￠ Serial EEPROMs with EUI-48a?￠ or EUI-64a?￠ Node Identity |
发布紧急采购，3分钟左右您将得到回复。