- 您现在的位置：买卖IC网 > PDF目录4342 > 24AA02E48T-I/SN (Microchip Technology)IC EEPROM 2KBIT 400KHZ 8SOIC PDF资料下载
参数资料
| 型号： | 24AA02E48T-I/SN |
| 厂商： | Microchip Technology |
| 文件页数： | 7/28页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM 2KBIT 400KHZ 8SOIC |
| 产品培训模块： | MAC Address EEPROMs |
| 标准包装： | 3,300 |
| 格式 - 存储器： | EEPROM - 串行（带 MAC 地址） |
| 存储器类型： | EEPROM |
| 存储容量： | 2K (256 x 8) |
| 速度： | 100kHz，400kHz |
| 接口： | I²C，2 线串口 |
| 电源电压： | 1.7 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 8-SOICN |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
24AA02E48/24AA025E48
3.0
FUNCTIONAL DESCRIPTION
4.4
Data Valid (D)
The 24AAXXXE48 supports a bidirectional, 2-wire bus
and data transmission protocol. A device that sends
data onto the bus is defined as transmitter, while a
device receiving data is defined as a receiver. The bus
has to be controlled by a master device which gener-
ates the Serial Clock (SCL), controls the bus access
and generates the Start and Stop conditions, while the
24AAXXXE48 works as slave. Both master and slave
can operate as transmitter or receiver, but the master
device determines which mode is activated.
The state of the data line represents valid data when,
after a Start condition, the data line is stable for the
duration of the high period of the clock signal.
The data on the line must be changed during the low
period of the clock signal. There is one clock pulse per
bit of data.
Each data transfer is initiated with a Start condition and
terminated with a Stop condition. The number of data
bytes transferred between Start and Stop conditions is
determined by the master device and is, theoretically,
4.0
BUS CHARACTERISTICS
unlimited (although only the last sixteen will be stored
when doing a write operation). When an overwrite does
The following bus protocol has been defined:
? Data transfer may be initiated only when the bus
is not busy.
? During data transfer, the data line must remain
stable whenever the clock line is high. Changes in
the data line while the clock line is high will be
interpreted as a Start or Stop condition.
Accordingly, the following bus conditions have been
occur, it will replace data in a first-in first-out (FIFO)
fashion.
4.5 Acknowledge
Each receiving device, when addressed, is obliged to
generate an acknowledge after the reception of each
byte. The master device must generate an extra clock
pulse which is associated with this Acknowledge bit.
defined (Figure 4-1).
Note:
The 24AAXXXE48 does not generate any
Acknowledge bits if an internal
4.1
Bus Not Busy (A)
programming cycle is in progress.
Both data and clock lines remain high.
The device that acknowledges has to pull down the
SDA line during the acknowledge clock pulse in such a
4.2
Start Data Transfer (B)
way that the SDA line is stable-low during the high
period of the acknowledge related clock pulse. Of
A high-to-low transition of the SDA line while the clock
(SCL) is high determines a Start condition. All
commands must be preceded by a Start condition.
course, setup and hold times must be taken into
account. During reads, a master must signal an end of
data to the slave by not generating an Acknowledge bit
on the last byte that has been clocked out of the slave.
4.3
Stop Data Transfer (C)
In this case, the slave (24AAXXXE48) will leave the
data line high to enable the master to generate the Stop
A low-to-high transition of the SDA line while the clock
(SCL) is high determines a Stop condition. All
operations must be ended with a Stop condition.
condition.
FIGURE 4-1:
DATA TRANSFER SEQUENCE ON THE SERIAL BUS
(A)
(B)
(D)
(D)
(C)
(A)
SCL
SDA
Start
Condition
Address or
Acknowledge
Data
Allowed
Stop
Condition
? 2010 Microchip Technology Inc.
Valid
to Change
DS22124D-page 7
相关PDF资料 |
PDF描述 |
|---|---|
| 11LC080T-I/SN | IC EEPROM 8KBIT 100KHZ 8SOIC |
| EP4SGX70DF29C2X | IC STRATIX IV FPGA 70K 780FBGA |
| 11LC020T-I/MS | IC EEPROM 2KBIT 100KHZ 8MSOP |
| 11AA080T-I/SN | IC EEPROM 8KBIT 100KHZ 8SOIC |
| EP20K400EFI672-2X | IC APEX 20KE FPGA 400K 672-FBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 24AA02E48-TOT | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:2K I2C? Serial EEPROMs with EUI-48? Node Identity |
| 24AA02E48-TSN | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:2K I2C? Serial EEPROMs with EUI-48? Node Identity |
| 24AA02E48T-TOT | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:2K I2C? Serial EEPROMs with EUI-48? Node Identity |
| 24AA02E48T-TSN | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:2K I2C? Serial EEPROMs with EUI-48? Node Identity |
| 24AA02E64 | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:2K I2Ca?￠ Serial EEPROMs with EUI-48a?￠ or EUI-64a?￠ Node Identity |
发布紧急采购，3分钟左右您将得到回复。