参数资料
型号: 24C65T/SM
厂商: Microchip Technology
文件页数: 5/24页
文件大小: 0K
描述: IC EEPROM 64KBIT 400KHZ 8SOIC
产品培训模块: I2C Serial EEPROM
标准包装: 2,100
格式 - 存储器: EEPROMs - 串行
存储器类型: EEPROM
存储容量: 64K (8K x 8)
速度: 400kHz
接口: I²C,2 线串口
电源电压: 4.5 V ~ 6 V
工作温度: 0°C ~ 70°C
封装/外壳: 8-SOIC(0.209",5.30mm 宽)
供应商设备封装: 8-SOIJ
包装: 带卷 (TR)
24AA65/24LC65/24C65
2.0
FUNCTIONAL DESCRIPTION
3.3
Stop Data Transfer (C)
The 24XX65 supports a bidirectional two-wire bus and
data transmission protocol. A device that sends data
onto the bus is defined as transmitter, and a device
receiving data as receiver. The bus must be controlled
A low-to-high transition of the SDA line while the clock
(SCL) is high determines a Stop condition. All
operations must be ended with a Stop condition.
by a master device which generates the serial clock
3.4
Data Valid (D)
(SCL), controls the bus access and generates the Start
and Stop conditions, while the 24XX65 works as slave.
Both master and slave can operate as transmitter or
receiver, but the master device determines which mode
is activated.
The state of the data line represents valid data when,
after a Start condition, the data line is stable for the
duration of the high period of the clock signal.
The data on the line must be changed during the low
period of the clock signal. There is one clock pulse per
3.0
BUS CHARACTERISTICS
bit of data.
The following bus protocol has been defined:
? Data transfer may be initiated only when the bus
is not busy.
? During data transfer, the data line must remain
Each data transfer is initiated with a Start condition and
terminated with a Stop condition. The number of the
data bytes transferred between the Start and Stop
conditions is determined by the master device.
stable whenever the clock line is high. Changes in
3.5
Acknowledge
the data line while the clock line is high will be
interpreted as a Start or Stop condition.
Accordingly, the following bus conditions have been
defined (Figure 3-1).
Each receiving device, when addressed, is obliged to
generate an acknowledge after the reception of each
byte. The master device must generate an extra clock
pulse which is associated with this Acknowledge bit.
3.1
Bus not Busy (A)
Note:
The 24XX65 does not generate any
Acknowledge bits if an internal program-
Both data and clock lines remain high.
ming cycle is in progress.
3.2
Start Data Transfer (B)
A device that acknowledges must pull down the SDA
line during the Acknowledge clock pulse in such a way
A high-to-low transition of the SDA line while the clock
(SCL) is high determines a Start condition. All
commands must be preceded by a Start condition.
that the SDA line is stable low during the high period of
the acknowledge related clock pulse. Of course, setup
and hold times must be taken into account. During
reads, a master must signal an end of data to the slave
by NOT generating an Acknowledge bit on the last byte
that has been clocked out of the slave. In this case, the
slave (24XX65) must leave the data line high to enable
the master to generate the Stop condition.
FIGURE 3-1:
DATA TRANSFER SEQUENCE ON THE SERIAL BUS
SCL
(A)
(B)
(D)
(D)
(C)
(A)
SDA
Start
Condition
Address or
Acknowledge
Data
Allowed
Stop
Condition
? 2008 Microchip Technology Inc.
Valid
To Change
DS21073K-page 5
相关PDF资料
PDF描述
XCV300E-6FG456C IC FPGA 1.8V C-TEMP 456-FBGA
SST39VF800A-70-4C-B3KE-T IC FLASH MPF 8MBIT 70NS 48TFBGA
25LC512-E/SN IC EEPROM 512KBIT 20MHZ 8SOIC
25LC512T-E/SN IC EEPROM 512KBIT 20MHZ 8SOIC
SST25VF032B-66-4I-S2AF-T IC FLASH SER 32M 66MHZ SPI 8SOIC
相关代理商/技术参数
参数描述
24C6700W 制造商:Speco 功能描述:CVC-6700W COLOR WEATHERPROOF PROVIDEO CAMERA WITH HOUSING
24-C-6D 制造商:Guardian Electric Manufacturing 功能描述:
24C90B 制造商:Olympic Controls Corporation 功能描述:
24CAV2 功能描述:保险丝 24KV 2A 13"FUSE RoHS:否 制造商:Littelfuse 产品:Surface Mount Fuses 电流额定值:0.5 A 电压额定值:600 V 保险丝类型:Fast Acting 保险丝大小/组:Nano 尺寸:12.1 mm L x 4.5 mm W 安装风格: 端接类型:SMD/SMT 系列:485
24CAV3 功能描述:保险丝 24KV 3A 13"FUSE RoHS:否 制造商:Littelfuse 产品:Surface Mount Fuses 电流额定值:0.5 A 电压额定值:600 V 保险丝类型:Fast Acting 保险丝大小/组:Nano 尺寸:12.1 mm L x 4.5 mm W 安装风格: 端接类型:SMD/SMT 系列:485