- 您现在的位置：买卖IC网 > PDF目录33600 > 405GPR (Applied Micro Circuits Corp.) Power PC 405GPr Embedded Processor PDF资料下载
参数资料
| 型号： | 405GPR |
| 厂商： | Applied Micro Circuits Corp. |
| 英文描述： | Power PC 405GPr Embedded Processor |
| 中文描述： | 405GPr的Power PC嵌入式处理器 |
| 文件页数： | 51/57页 |
| 文件大小： | 614K |
| 代理商： | 405GPR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页当前第51页第52页第53页第54页第55页第56页第57页
405GPr – Power PC 405GPr Embedded Processor
AMCC
55
Revision 2.04 – September 7, 2007
Data Sheet
Revision Log
PCI Asynchronous Mode
Enable
Y3
ExtAck
Synchronous PCI Mode
0
Asynchronous Mode
1
External Bus Synchronous
Mode Enable 3
A22
GPIO3[TS1O]
Asynchronous Mode
0
Synchronous Mode
1
PCI Arbiter Enable 3
AF18
GPIO4[TS2O]
Internal Arbiter Disabled
0
Internal Arbiter Enabled
1
New Mode Enable
In Legacy mode the
PPC405GPr functions like the
PPC405GP.
If not strapped, the PPC405GPr
defaults to Legacy mode.
D20
GPIO24
Legacy (PPC405GP) mode
0
New (PPC405GPr) mode4
1
Flip Circuit Disable
(must be strapped low (0)
during initilization).
AB3
GPIO9[TrcClk]
Normal operation
0
Note:
1. The tune bits adjust parameters that control PLL jitter. The recommended values minimize jitter for the PLL implemented in the
PPC405GPr. These bits are shown for information only; and do not require modification except in special clocking circumstances such as
spread spectrum clocking. For details on the use of Spread Spectrum Clock Generators (SSCGs) with the PPC405GPr, visit the technical
documents area of the AMCC PowerPC web site.
2. Not all combinations of dividers produce valid operating configurations. Frequencies must be within the limits specified in “Clocking
Specifications” on page 43. Further requirements are detailed in the Clocking chapter of the PowerPC 405GPr Embedded Processor
User’s Manual.
3. Additional consideration must be given to pins that normally function as Trace signals. Improved design margin can be gained by using
three-state buffers instead of strapping resistors, and minimizing trace lengths and stubs.
4. The pull-up initialization strapping resistor must be 1k
Ω rather than 3kΩ in order to overcome the internal pull-down resistor.
Date
Contents of Modification
03/13/2003
400MHz part numbers and new power/current numbers
08/28/2003
Add new VDD values for 400MHz parts.
11/22/2004
Correct package drawings and add lead-free part numbers.
Add +105
°C temperature specification.
Add 1 ms. voltage ramp-up restriction.
12/02/2004
Update to AMCC format.
01/06/2005
Correct typographical error in 27mm package drawing.
08/29/2005
Add dashes back into PNs.
03/13/2007
Revise package drawings to add logo view.
Update AMCC address and copyright date on last page.
09/07/2007
Change TestEn signal from active low to active high.
Correct AMCC telephone numbers.
PPC405GPr New Mode Strapping Pin Assignments (Sheet 3 of 3)
Function
Option
Ball Strapping
相关PDF资料 |
PDF描述 |
|---|---|
| 405GP | Power PC 405GP Embedded Processor |
| 4060120000 | RELAY,MICROSERIES 24 V,1CO |
| 4060EFE | Standalone Linear NiMH/NiCd Fast Battery Charger |
| 40659 | 2.5 mm2, BRASS, RING TERMINAL |
| 40696 | 6 mm2, RING TERMINAL |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 405-GR | 制造商:Leviton Manufacturing Co 功能描述: |
| 405HC5900KR | 功能描述:4μF Film Capacitor 900V Polypropylene (PP) Axial 4.016" Dia (102.00mm) 制造商:illinois capacitor 系列:HC5 包装:散装 零件状态:新产品 电容:4μF 容差:±10% 额定电压 - AC:900V 额定电压 - DC:- 介电材料:聚丙烯（PP） ESR（等效串联电阻）:0.9 毫欧 工作温度:-40°C ~ 85°C 安装类型:底座安装 封装/外壳:轴向 大小/尺寸:4.016" 直径（102.00mm） 高度 - 安装（最大值）:2.819"（71.60mm） 端接:螺钉端子 引线间距:- 应用:传导冷却，高脉冲，DV/DT 特性:- 标准包装:5 |
| 405I11AM | 制造商:CTS 制造商全称:CTS Corporation 功能描述:Surface Mount Quartz Crystal |
| 405I11BM | 制造商:CTS 制造商全称:CTS Corporation 功能描述:Surface Mount Quartz Crystal |
| 405I11CM | 制造商:CTS 制造商全称:CTS Corporation 功能描述:Surface Mount Quartz Crystal |
发布紧急采购，3分钟左右您将得到回复。