参数资料
型号: 45AZ
厂商: Intersil Corporation
英文描述: 5V or 12V Single Synchronous Buck Pulse-Width Modulation (PWM) Controller
中文描述: 单5V或12V同步降压脉宽调制(PWM)控制器
文件页数: 13/16页
文件大小: 302K
代理商: 45AZ
www.DataSheet4U.com
6
FN6305.3
November 15, 2006
Functional Description
Initialization (POR and OCP sampling)
Figure 1 shows a simplified timing diagram. The Power-On-
Reset (POR) function continually monitors the bias voltage at
the VCC pin. Once the rising POR threshold is exceeded
(VPOR ~4V nominal), the POR function initiates the
Overcurrent Protection (OCP) sample and hold operation
(while COMP/SD is ~1V). When the sampling is complete,
VOUT begins the soft-start ramp.
If the COMP/SD pin is held low during power-up, that will just
delay the initialization until it is released, and the COMP/SD
voltage is above the VDISABLE trip point.
Figure 2 shows a typical power-up sequence in more detail.
The initialization starts at T0, when either VCC rises above
VPOR, or the COMP/SD pin is released (after POR). The
COMP/SD will be pulled up by an internal 20A current
source, but the timing will not begin until the COMP/SD
exceeds the VDISABLE trip point (at T1). The external
capacitance of the disabling device, as well as the
compensation capacitors, will determine how quickly the
20A current source will charge the COMP/SD pin. With
typical values, it should add a small delay compared to the
soft-start times. The COMP/SD will continue to ramp to ~1V.
From T1, there is a nominal 6.8ms delay, which allows the VCC
pin to exceed 6.5V (if rising up towards 12V), so that the
internal bias regulator can turn on cleanly. At the same time, the
LGATE/OCSET pin is initialized, by disabling the LGATE driver
and drawing IOCSET (nominal 21.5μA) through ROCSET. This
sets up a voltage that will represent the OCSET trip point. At
T2, there is a variable time period for the OCP sample and hold
operation (0 to 3.4ms nominal; the longer time occurs with the
higher overcurrent setting). The sample and hold uses a digital
counter and DAC to save the voltage, so the stored value does
not degrade, for as long as the VCC is above VPOR. See the
Overcurrent Protection on page 7 for more details on the
equations and variables. Upon the completion of sample and
hold at T3, the soft-start operation is initiated, and the output
voltage ramps up between T4 and T5.
Soft-Start and Pre-Biased Outputs
Functionally, the soft-start internally ramps the reference on the
non-inverting terminal of the error amp from zero to 0.6V in a
nominal 6.8ms The output voltage will thus follow the ramp,
from zero to final value, in the same 6.8ms (the actual ramp
seen on the VOUT will be less than the nominal time, due to
some initialization timing, between T3 and T4).
The ramp is created digitally, so there will be 64 small discrete
steps. There is no simple way to change this ramp rate
externally, and it is the same for either frequency version of the
IC (300kHz or 600kHz).
After an initialization period (T3 to T4), the error amplifier
(COMP/SD pin) is enabled, and begins to regulate the
converter’s output voltage during soft-start. The oscillator’s
triangular waveform is compared to the ramping error amplifier
voltage. This generates PHASE pulses of increasing width that
charge the output capacitors. When the internally generated
soft-start voltage exceeds the reference voltage (0.6V), the soft-
start is complete, and the output should be in regulation at the
expected voltage. This method provides a rapid and controlled
output voltage rise; there is no large inrush current charging the
output capacitors. The entire start-up sequence from POR
typically takes up to 17ms; up to 10.2ms for the delay and OCP
sample, and 6.8ms for the soft-start ramp.
Figure 3 shows the normal curve in blue; initialization begins
at T0, and the output ramps between T1 and T2. If the output
is pre-biased to a voltage less than the expected value, as
shown by the magenta curve, the ISL6545 will detect that
condition. Neither MOSFET will turn on until the soft-start
ramp voltage exceeds the output; VOUT starts seamlessly
ramping from there. If the output is pre-biased to a voltage
above the expected value, as in the red curve, neither
MOSFET will turn on until the end of the soft-start, at which
time it will pull the output voltage down to the final value. Any
GND>
COMP/SD (1V/DIV)
VOUT (1V/DIV)
VCC (2V/DIV)
~4V POR
GND>
FIGURE 1. POR AND SOFT-START OPERATION
FIGURE 2. LGATE/OCSET AND SOFT-START OPERATION
0.4V
COMP/SD (0.25V/DIV)
LGATE/OCSET (0.25V/DIV)
LGATE
STARTS
SWITCHING
3.4ms
0 - 3.4ms
6.8ms
VOUT
(0.5V/DIV)
GND>
T0 T1
T2
T3 T4
T5
ISL6545, ISL6545A
相关PDF资料
PDF描述
45CIQ100 45Amp Schottky Rectifier(45A 肖特基整流器)
45CIQ SCHOTTKY RECTIFIER
45DB011B 1-Megabit 2.7-volt Only Serial DataFlash
45DB041B 4-megabit 2.5-volt Only or 2.7-volt Only DataFlash
45DB081B AT-45DB081B DATA FLASH RELIABILITY DATA
相关代理商/技术参数
参数描述
45B009 制造商:CSYS 功能描述:
45BKB 制造商:Thomas & Betts 功能描述:BLACKBURN POWDER
45C 制造商:American Beauty Tools 功能描述:Soldering Iron Tip, Chisel Style, Used in Model 3178 制造商:American Beauty Tools 功能描述:Chisel Style Soldering Tip
45CA20AJ 制造商: 功能描述: 制造商:undefined 功能描述:
45-CBSA-0.5X0.5X0.4 功能描述:45 SERIES CBS SHIELD ASSEMBLY 制造商:leader tech inc. 系列:* 零件状态:在售 标准包装:27