- 您现在的位置：买卖IC网 > PDF目录72701 > 48SD1616RPFH (MAXWELL TECHNOLOGIES) 256 Mb SDRAM 4-Meg X 16-Bit X 4-Banks PDF资料下载
参数资料
| 型号： | 48SD1616RPFH |
| 厂商： | MAXWELL TECHNOLOGIES |
| 元件分类： | DRAM |
| 英文描述： | 256 Mb SDRAM 4-Meg X 16-Bit X 4-Banks |
| 中文描述： | 16M X 16 SYNCHRONOUS DRAM, 6 ns, DFP72 |
| 封装： | DFP-72 |
| 文件页数： | 38/42页 |
| 文件大小： | 596K |
| 代理商： | 48SD1616RPFH |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页当前第38页第39页第40页第41页第42页
48SD1616
M
em
o
ry
5
All data sheets are subject to change without notice
2005 Maxwell Technologies
All rights reserved.
256Mb (4-Meg X 16-Bit X 4-Banks) SDRAM
01.07.05 REV 4
TABLE 5. AC Electrical Characteristics
(V
CC =3.3V + 0.3V, VCCQ = 3.3V + 0.3V, TA = -55 TO 125° C, UNLESS OTHERWISE SPECIFIED)
PARAMETER
SYMBOL
SUBGROUPS
MIN
TYP
MAX
UNIT
System clock cycle time1
(CAS latency = 2)
(CAS latency = 3)
t
CK
9, 10, 11
10
7.5
ns
CLK high pulse width1,7
t
CKH
9, 10, 11
2.5
ns
CLK low pulse width1,7
t
CKL
9, 10, 11
2.5
ns
Access time from CLK1,2
(CAS latency = 2)
(CAS latency = 3)
t
AC
9, 10, 11
6
ns
Data-out hold time1,2
t
OH
9, 10, 11
2.7
ns
CLK to Data-out low impedance1,2,3,7
t
LZ
9, 10, 11
2
ns
CLK to Data-out high impedance1,4,7
(CAS latency = 2, 3)
t
HZ
9, 10, 11
5.4
ns
Input setup time1,5,6
t
AS, tCS,
t
DS, tCES
9, 10, 11
1.5
ns
CKE setup time for power down exit1
t
CESP
9, 10, 11
1.5
ns
Input hold time1,6
t
AH, tCH, tDH
t
CEH
9, 10, 11
1.5
ns
Ref/Active to Ref/Active command period1
t
RC
9, 10, 11
70
ns
Active to Precharge command period1
t
RAS
9, 10, 11
50
120000
ns
Active command to column command
(same bank)1
t
RCD
9, 10, 11
20
ns
Precharge to Active command period1
t
RP
9, 10, 11
20
ns
Write recovery or data-in to precharge lead time1
t
DPL
9, 10, 11
20
ns
Active( a) to Active (b) command period1
t
RRD
9, 10, 11
20
ns
Transition time(rise and fall)7
t
T
9, 10, 11
1
5
ns
Refresh Period
t
REF
9, 10, 11
16
6.4
ms
@ 105 °C8
32
168
@ 85 °C64
@ 70 °C
128
1. AC measurement assumes t
T=1ns. Reference level for timing of input signals is 1.5V.
2. Access time is measured at 1.5V.
3. t
LZ(min) defines the time at which the outputs achieve the low impedance state.
4. t
HZ(min) defines the time at which the outputs achieve thehigh impedance state.
5. t
CES defines CKE setup time to CLK rising edge except for the power down exit command
6. t
AS/tAH: Address, tCS/tCH: /CS, /RAS, /CAS, /WE, DQMU/DQML
7. Guarenteed by design. ( Not tested.)
8. Guarenteed by Device Characterization Tesing. (Not 100% Tested)
相关PDF资料 |
PDF描述 |
|---|---|
| 41151 | Toroidal Surface Mount Inductors |
| 40220 | Toroidal Surface Mount Inductors |
| 49220 | Dual Winding Surface Mount Inductors |
| 4N37.R2 | 1 CHANNEL TRANSISTOR OUTPUT OPTOCOUPLER |
| 4003-2G | SINGLE COLOR DISPLAY CLUSTER, GREEN, 90 mm |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 48SD1616RPFI | 制造商:MAXWELL 制造商全称:Maxwell Technologies 功能描述:256 Mb SDRAM 4-Meg X 16-Bit X 4-Banks |
| 48SD1616RPFK | 制造商:MAXWELL 制造商全称:Maxwell Technologies 功能描述:256 Mb SDRAM 4-Meg X 16-Bit X 4-Banks |
| 48SD3208 | 制造商:MAXWELL 制造商全称:Maxwell Technologies 功能描述:256 Mb SDRAM 8-Meg X 8-Bit X 4-Banks |
| 48SD3208RPFE | 制造商:MAXWELL 制造商全称:Maxwell Technologies 功能描述:256 Mb SDRAM 8-Meg X 8-Bit X 4-Banks |
| 48SD3208RPFH | 制造商:MAXWELL 制造商全称:Maxwell Technologies 功能描述:256 Mb SDRAM 8-Meg X 8-Bit X 4-Banks |
发布紧急采购，3分钟左右您将得到回复。