- 您现在的位置：买卖IC网 > PDF目录293971 > 5962D1022901QXC 64M X 40 SYNCHRONOUS DRAM, 5.4 ns, CQFP128 PDF资料下载
参数资料
| 型号： | 5962D1022901QXC |
| 元件分类： | DRAM |
| 英文描述： | 64M X 40 SYNCHRONOUS DRAM, 5.4 ns, CQFP128 |
| 封装： | CERAMIC, QFP-128 |
| 文件页数： | 7/68页 |
| 文件大小： | 1475K |
| 代理商： | 5962D1022901QXC |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页
15
CAS Latency (CL)
CL is the delay, in clock cycles, between the registration of a READ command and the availability of the first piece of output data.
The latency can be set to two or three clocks.
If a READ command is registered at clock edge n and the latency is m clocks, the data will be available by clock edge n + m. The
DQs will start driving as a result of the clock edge one cycle earlier (n + m - 1), and provided that the relevant access times are met,
the data will be valid by clock edge n + m. For example, as shown in Figure 5, assuming that the clock cycle time is such that all
relevant access times are met, if a READ command is registered at T0 and the latency is programmed to two clocks, the DQs start
driving after T1 and the data will be valid by T2. Table 4 indicates the operating frequencies at which each CL setting can be used.
Reserved states should not be used as unknown operation or incompatibility with future versions may result.
Table 4. CAS Latency
Allowable Operating Frequency (MHz)
Frequency
Latency
< 100
CL = 2
Figure 5: CAS Latency
READ
NOP
Data
T3
T2
T1
T0
tOH
tAC
tLZ
CL = 2
CLK
Command
DQ
READ
NOP
Data
T3
T2
T1
T0
tOH
tAC
tLZ
CL = 3
CLK
DQ
NOP
Command
Don’t Care
Undefined
相关PDF资料 |
PDF描述 |
|---|---|
| 5962F0253401VXC | 2.5 V FIXED POSITIVE REGULATOR, CDFP16 |
| L491333DIE2V | 3.3 V FIXED POSITIVE REGULATOR, UUC |
| 5962F9654403QXA | OTHER DECODER/DRIVER, CDFP16 |
| 5962F9657601QCX | AC SERIES, 4-BIT LOOK-AHEAD CARRY GENERATOR, TRUE OUTPUT, CDIP16 |
| 5962F9657701VXC | ACT SERIES, 4-BIT LOOK-AHEAD CARRY GENERATOR, TRUE OUTPUT, CDFP16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 5962D9563201VXC | 制造商:STMicroelectronics 功能描述:RS-432LINE DRIVERQUADFLAT16, GOLD - Bulk |
| 5962D9666301VXC | 制造商:STMicroelectronics 功能描述:RS-432LINE DRIVERQUADFLAT16, GOLD - Bulk |
| 5962F0052301QXC | 制造商:Intersil Corporation 功能描述: |
| 5962F0052301VXC | 制造商:Intersil Corporation 功能描述: |
| 5962F0151001VXC | 制造商:Intersil Corporation 功能描述:RAD SEU HARD QUAD COMPARATOR, CLASS V - Bulk |
发布紧急采购，3分钟左右您将得到回复。