- 您现在的位置：买卖IC网 > PDF目录157280 > 5962R9855202VZA 32-BIT, 16 MHz, RISC MICROCONTROLLER, CQFP132 PDF资料下载
参数资料
| 型号： | 5962R9855202VZA |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 16 MHz, RISC MICROCONTROLLER, CQFP132 |
| 封装： | QFP-132 |
| 文件页数： | 13/64页 |
| 文件大小： | 1464K |
| 代理商： | 5962R9855202VZA |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页
20
Four signals make up the arbitration control bus -- Bus Request
(BRQ), Bus Grant (BGNT), Bus Busy (BUSY), and Bus Grant
Acknowledge (BGACK) .
4.1 Operand Bus Cycle Operation
The timing diagrams in figures 20, 21, and 22 show signal
relationships for the UT69R000 during an operand bus cycle
operation. The UT69R000 performs one of four operations
involving bus cycles on the Operand buses: (1) Memory Read,
(2) Memory Write, (3) I/O Read, and (4) I/O Write. The
UT69R000 performs all four bus cycle operations similarly.
The M/IO and R/WR signals determine the precise type of bus
cycle operation. For the following discussion, refer to figures
20, 21, and 22.
When the Operand bus arbitration process is complete and the
UT69R000 controls the Operand address and data buses, time
period CK3 begins. The UT69R000 signal controls the
Operand port at the beginning of time period CK3 by asserting
BGACK. STATE1 transitions from low to high. At the same
time, the following signals become valid: R/WR, M/IO, and
the Operand Address bus RA(15:0). Control signals R/WR and
M/IO determine the direction and type of bus cycle
taking place.
One-half clock cycle after the beginning of time period CK4
or one full clock cycle after the start of time period CK3, DS
goes active low. After DS has asserted, the UT69R000 samples
the DTACK input on every subsequent rising edge of OSCIN
to determine the duration of CK4. A bus cycle terminates one-
half clock cycle after the rising edge of OSCIN when the
UT69R000 detects assertion of DTACK. At this time, the
Operand Address Bus A (15:0) and the Operand bus control
signals (R/WR, M/IO) select the memory or I/O location from
which the Operand Data is read, or to which the Operand Data
is written. The UT69R000 also samples the
and
BTERR inputs on the same rising edge of OSCIN. These two
inputs indicate an error condition and terminate the current
bus cycle.
Figure 18. STRI Instruction Typical Timing
NEXT
DATA VALID (RSn)
STRI
NEXT ADDRESS
ADDRESS VALID (ACC)
DATA
RISC
ADDRESS
RISC
OSCIN
CK1
CK2
CK3
CK4
INSTRUCTION
STATE1
OE
WE
MPROT
相关PDF资料 |
PDF描述 |
|---|---|
| 5962F9651601VCX | AC SERIES, HEX 1-INPUT INVERT GATE, CDIP14 |
| 5962F9651601VXX | AC SERIES, HEX 1-INPUT INVERT GATE, CDFP14 |
| 5962F9654501VXC | ACT SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, CDFP16 |
| 5962F9656101QXX | ACT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, CDFP16 |
| 5962F9656801VXX | AC SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, CDFP20 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 5962R9863601VGA | 制造商:Analog Devices 功能描述: |
| 5962R9863602VGA | 制造商:Analog Devices 功能描述:OP AMP, JFET-INPUT - Rail/Tube |
| 5962R9863701VGA | 制造商:Analog Devices 功能描述:- Rail/Tube |
| 5962R9863701VHA | 制造商:Analog Devices 功能描述:AEROSPACE LOW INPUT CURRENT OPERATIONAL AMPLIFIER - Rail/Tube |
| 5962R9863701VPA | 制造商:Analog Devices 功能描述:OP AMP, GENERAL PURPOSE - Rail/Tube |
发布紧急采购，3分钟左右您将得到回复。