- 您现在的位置：买卖IC网 > PDF目录157280 > 5962R9855202VZA 32-BIT, 16 MHz, RISC MICROCONTROLLER, CQFP132 PDF资料下载
参数资料
| 型号： | 5962R9855202VZA |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 16 MHz, RISC MICROCONTROLLER, CQFP132 |
| 封装： | QFP-132 |
| 文件页数： | 18/64页 |
| 文件大小： | 1464K |
| 代理商： | 5962R9855202VZA |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页
25
The UT69R000 requests control of the Operand buses at the
beginning of time period CK2 by asserting BRQ. On every
subsequent falling edge of OSCIN, the UT69R000 samples the
BGNT and BUSY inputs. When the UT69R000 detects on the
falling edge of OSCIN that BGNT has gone low and BUSY
has gone high, the UT69R000 is the new bus master and can
now control the Operand buses. The UT69R000 locks out any
other bus master from controlling the Operand buses by
asserting BGACK at the beginning of time period CK3 and
holding BGACK active until it is ready to relinquish control
of the Operand buses. The UT69R000 holds the BGACK
signal active until the beginning of the CK3 time period of the
next bus cycle when the UT69R000 no longer controls the
Operand buses.
5.0 Discrete Input/Output
To control external hardware and receive external information,
the UT69R000 has an 8-bit output discrete bus and two discrete
inputs. The discrete input function allows for easy gathering of
information from the subsystem. The output discrete bus
allows the UT69R000 to control subsystems via a combination
of hardware and software.
5.1 Output Discrete Bus
The UT69R000 has eight user-defined output discretes
(OD(7:0)). Output Register Instruction OTR Rd,SW governs
the logic state of each output discrete. The Status/Output
Discrete Register reflects the state of the output discretes.
Software can read the contents of this register by executing.
the Input Register Instruction INR Rd,SW.
RA(19:0)
RD(15:0)
OD(7:0)
OSCIN
CK1
CK2
CK3
CK4
STATE1
EXECUTE
FETCH
EXECUTE
OTR RA,SW
XXXX (hex)
OTR RA, SW
Figure 23. Output Discrete Bus Timing
OD(7:0) Valid
相关PDF资料 |
PDF描述 |
|---|---|
| 5962F9651601VCX | AC SERIES, HEX 1-INPUT INVERT GATE, CDIP14 |
| 5962F9651601VXX | AC SERIES, HEX 1-INPUT INVERT GATE, CDFP14 |
| 5962F9654501VXC | ACT SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, CDFP16 |
| 5962F9656101QXX | ACT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, CDFP16 |
| 5962F9656801VXX | AC SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, CDFP20 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 5962R9863601VGA | 制造商:Analog Devices 功能描述: |
| 5962R9863602VGA | 制造商:Analog Devices 功能描述:OP AMP, JFET-INPUT - Rail/Tube |
| 5962R9863701VGA | 制造商:Analog Devices 功能描述:- Rail/Tube |
| 5962R9863701VHA | 制造商:Analog Devices 功能描述:AEROSPACE LOW INPUT CURRENT OPERATIONAL AMPLIFIER - Rail/Tube |
| 5962R9863701VPA | 制造商:Analog Devices 功能描述:OP AMP, GENERAL PURPOSE - Rail/Tube |
发布紧急采购，3分钟左右您将得到回复。