参数资料
型号: 71M6531F-IMR/F
厂商: Maxim Integrated
文件页数: 17/121页
文件大小: 0K
描述: IC ENERGY METER 256KB 68-QFN
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 2,500
系列: *
FDS 6531/6532 005
Data Sheet 71M6531D/F-71M6532D/F
Since the FIFO resets at the beginning of each MUX frame, the user must specify PLS_INTERVAL so that
all of the pulse updates are output before the MUX frame completes. For instance, if the CE code outputs
5 updates per MUX interval and if the MUX interval is 1950 cycles long, the ideal value for the interval is
1950/5/4 = 97.5. If PLS_INTERVAL = 98, the fifth output will occur too late and be lost. In this case, the
proper value for PLS_INTERVAL is 97.
Hardware also provides a maximum pulse width feature. The PLS_MAXWIDTH register selects a maximum
negative pulse width to be Nmax updates according to the formula: Nmax = (2* PLS_MAXWIDTH +1). If
PLS_MAXWIDTH = 255, no width checking is performed.
The WPULSE and RPULSE pulse generator outputs are available on DIO6 and DIO7, respectively. They
can also be output on OPT_TX (see OPT_TXE[1:0] for details).
1.3.4
Data RAM (XRAM)
The CE and MPU use a single general-purpose Data RAM (also referred to as XRAM). The Data RAM is
1024 32-bit words, shared between the CE and the MPU using a time-multiplex method. This reduces
MPU wait states when accessing CE data. When the MPU and CE are clocking at maximum frequency
(10 MHz), the DRAM will make up to four accesses during each 100 ns interval. These consist of two
MPU accesses, one CE access and one SPI access.
The Data RAM is 32 bits wide and uses an external multiplexer so as to appear byte-wide to the MPU.
The Data RAM hardware will convert an MPU byte write operation into a read-modify-write operation that
requires two Data RAM accesses. The second access is guaranteed to be available because the MPU
cannot access the XRAM on two consecutive instructions unless it is using the same address.
In addition to the reduction of wait states, this arrangement permits the MPU to easily use unneeded CE
data memory. Likewise, the amount of memory the CE uses is not limited by the size of a dedicated CE
data RAM.
1.3.5
Delay Compensation
When measuring the energy of a phase (i.e., Wh and VARh) in a service, the voltage and current for that
phase must be sampled at the same instant. Otherwise, the phase difference, Ф, introduces errors.
φ =
t delay
T
? 360 o = t delay ? f ? 360 o
nology , however, exploits the 32-bit signal processing capability of its CE to implement “constant delay”
Where f is the frequency of the input signal and t delay is the sampling delay between voltage and current.
In traditional meter ICs, sampling is accomplished by using two A/D converters per phase (one for voltage
and the other one for current) controlled to sample simultaneously. The patented Single-Converter Tech-
?
all-pass filters. These all-pass filters correct for the conversion time difference between the voltage and
the corresponding current samples that are obtained with a single multiplexed A/D converter.
The “constant delay” all-pass filters provide a broad-band delay β, that is precisely matched to the differ-
ence in sample time between the voltage and the current of a given phase. This digital filter does not af-
fect the amplitude of the signal, but provides a precisely controlled phase response. The delay compen-
sation implemented in the CE aligns the voltage samples with their corresponding current samples by
routing the voltage samples through the all-pass filter, thus delaying the voltage samples by β , resulting in
the residual phase error β – Ф . The residual phase error is negligible, and is typically less than ±1.5 milli-
degrees at 100Hz, thus it does not contribute to errors in the energy measurements.
1.3.6
CE Functional Overview
The ADC processes one sample per channel per multiplexer cycle. Figure 6 shows the timing of the
samples taken during one multiplexer cycle.
The number of samples processed during one accumulation cycle is controlled by PRE_SAMPS[1:0]
( IORAM 0x2001[7:6] ) and SUM_CYCLES[5:0] (IORAM 0x2001[5:0] ). The integration time for each energy
output is:
PRE_SAMPS[1:0] * SUM_CYCLES[5:0] / 2520.6, where 2520.6 is the sample rate [Hz]
Rev 2
17
相关PDF资料
PDF描述
A7OXB-3706M CABLE D-SUB - AFN37B/AE37M/X
R1S-053.3/HP CONV DC/DC 1W 05VIN 3.3VOUT
SS10P2CLHM3/87A DIODE SCHOTTKY 10A 20V SMPC
ASC40DRTF CONN EDGECARD 80POS .100 DIP SLD
EEM06DTKT CONN EDGECARD 12POS DIP .156 SLD
相关代理商/技术参数
参数描述
71M6531F-MR/F/PE2 功能描述:计量片上系统 - SoC Residential Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel
71M6531F-MR/F/PE3 功能描述:计量片上系统 - SoC Residential Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel
71M6531F-MR/F/PE4 功能描述:计量片上系统 - SoC Residential Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel
71M6531F-MR/F/PE5 功能描述:计量片上系统 - SoC Residential Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel
71M6531-IMTR 制造商:Maxim Integrated Products 功能描述:- Tape and Reel