- 您现在的位置：买卖IC网 > Datasheet目录299 > 71M6533G-IGTR/F (Maxim Integrated)IC ENERGY METER 3PH 100LQFP Datasheet资料下载
参数资料
| 型号： | 71M6533G-IGTR/F |
| 厂商： | Maxim Integrated |
| 文件页数： | 6/132页 |
| 文件大小： | 0K |
| 描述： | IC ENERGY METER 3PH 100LQFP |
| 标准包装： | 400 |
| 系列： | Single Converter Technology® |
| 输入阻抗： | 40 千欧 ~ 90 千欧 |
| 测量误差： | 0.1% |
| 电压 - 高输入/输出： | 2V |
| 电压 - 低输入/输出： | 0.8V |
| 电流 - 电源： | 10mA |
| 电源电压： | 3 V ~ 3.6 V |
| 测量仪表类型： | 三相，中性相位 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-LQFP |
| 供应商设备封装： | 64-LQFP（10x10） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页
71M6533/G/H and 71M6534/H Data Sheet
FDS_6533_6534_004
Tables
Table 1: Signals Selected for the ADC with SLOTn_SEL and SLOTn_ALTSEL ( MUX_DIV[3:0] = 7) ........... 11
Table 2: ADC Resolution ....................................................................................................................... 11
Table 3: ADC RAM Locations ................................................................................................................ 12
Table 4: XRAM Locations for ADC Results ............................................................................................ 15
Table 5: Inputs Selected in Regular and Alternate Multiplexer Cycles..................................................... 15
Table 6: CKMPU Clock Frequencies ...................................................................................................... 19
Table 7: Memory Map ............................................................................................................................ 20
Table 9: Special Function Register Map ................................................................................................. 21
Table 10: Generic 80515 SFRs - Location and Reset Values ................................................................. 22
Table 11: PSW Bit Functions (SFR 0xD0) ............................................................................................... 23
Table 12: Port Registers ........................................................................................................................ 24
Table 13: Stretch Memory Cycle Width .................................................................................................. 25
Table 14: 71M6533/71M6534 Specific SFRs ......................................................................................... 25
Table 16: UART Modes ......................................................................................................................... 27
Table 18: The S1CON (UART1) Register (SFR 0x9B) ............................................................................. 28
Table 19: PCON Register Bit Description (SFR 0x87) ............................................................................. 28
Table 20: Timers/Counters Mode Description ........................................................................................ 29
Table 21: Allowed Timer/Counter Mode Combinations ........................................................................... 29
Table 22: TMOD Register Bit Description (SFR 0x89) ............................................................................ 29
Table 23: The TCON Register Bit Functions (SFR 0x88) ........................................................................ 30
Table 24: The IEN0 Bit Functions (SFR 0xA8)........................................................................................ 31
Table 25: The IEN1 Bit Functions (SFR 0xB8) ....................................................................................... 31
Table 26: The IEN2 Bit Functions (SFR 0x9A)........................................................................................ 31
Table 27: TCON Bit Functions (SFR 0x88) ............................................................................................. 32
Table 28: The T2CON Bit Functions (SFR 0xC8) ................................................................................... 32
Table 29: The IRCON Bit Functions (SFR 0xC0) .................................................................................... 32
Table 30: External MPU Interrupts ......................................................................................................... 33
Table 31: Interrupt Enable and Flag Bits ................................................................................................ 33
Table 32: Interrupt Priority Level Groups ................................................................................................ 34
Table 33: Interrupt Priority Levels .......................................................................................................... 34
Table 35: Interrupt Polling Sequence ..................................................................................................... 35
Table 36: Interrupt Vectors .................................................................................................................... 35
Table 37: Clock System Summary ......................................................................................................... 37
Table 38: Bank Switching with FL_BANK[2:0] ........................................................................................ 41
Table 39: Data/Direction Registers and Internal Resources for DIO 1-15................................................ 43
Table 40: Data/Direction Registers and Internal Resources for DIO 16-30.............................................. 43
Table 41: Data/Direction Registers and Internal Resources for DIO 36-47.............................................. 44
Table 45: EECTRL Bits for the 3-wire Interface ....................................................................................... 48
Table 46: SPI Registers ......................................................................................................................... 50
Table 47: SPI Command Description ..................................................................................................... 51
Table 49: TMUX[4:0] Selections ............................................................................................................ 54
Table 50: Available Circuit Functions ..................................................................................................... 58
Table 51: VREF Definition for the Regular Accuracy Parts ..................................................................... 70
Table 52: VREF Definition for the High-Accuracy Parts .......................................................................... 70
Table 53: I/O RAM Map – Functional Order ........................................................................................... 79
Table 54: I/O RAM Description – Alphabetical (by Bit Name) ................................................................. 83
Table 55: CE EQU[2:0] Equations and Element Input Mapping .............................................................. 97
Table 56: CE Raw Data Access Locations ............................................................................................. 97
Table 57: CESTATUS (CE RAM 0x80) Bit Definitions .............................................................................. 98
Table 59: Sag Threshold and Gain Adjust Control................................................................................ 100
Table 60: CE Transfer Variables .......................................................................................................... 100
Table 61: CE Energy Measurement Variables...................................................................................... 101
Table 62: Other Transfer Variables ...................................................................................................... 102
Table 63: CE Temperature Registers ................................................................................................... 102
Table 65: CE Parameters for Noise Suppression and Code Version..................................................... 104
Table 66: CE Calibration Parameters ................................................................................................... 104
Table 67: Absolute Maximum Ratings .................................................................................................. 107
6
Rev 2
相关PDF资料 |
PDF描述 |
|---|---|
| 71M6543F-IGT/F | IC ENERGY METERING |
| 71M6545-IGT/F | IC ENERGY METERING |
| 720-10007-00300 | CBL D-SUB 9PIN FMAL-25PIN FML 3M |
| 720-10010-00025 | CBL DSUB 9PIN FML-25PIN MAL .25M |
| 720-10020-00300 | CBL DSUB 9PIN FML-9PIN MALE 3M |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 71M6533H | 制造商:TERIDIAN 制造商全称:TERIDIAN 功能描述:Energy Meter IC |
| 71M6533H-IEL | 制造商:Maxim Integrated Products 功能描述:Metering Systems on a Chip - SoC Precision Energy Meter IC |
| 71M6533H-IEL/F | 制造商:Maxim Integrated Products 功能描述:Metering Systems on a Chip - SoC Precision Energy Meter IC |
| 71M6533H-IELR | 制造商:Maxim Integrated Products 功能描述:Metering Systems on a Chip - SoC Precision Energy Meter IC |
| 71M6533H-IELR/F | 制造商:Maxim Integrated Products 功能描述:Metering Systems on a Chip - SoC Precision Energy Meter IC |
发布紧急采购，3分钟左右您将得到回复。