参数资料
型号: 71M6541F-IGTR/F
厂商: Maxim Integrated
文件页数: 18/166页
文件大小: 0K
描述: IC ENERGY METER SGL PHSE 64LQFP
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 1
系列: Single Converter Technology®
输入阻抗: 40 千欧 ~ 90 千欧
测量误差: 0.5%
电压 - 高输入/输出: 2V
电压 - 低输入/输出: 0.8V
电流 - 电源: 4mA
电源电压: 3 V ~ 3.6 V
测量仪表类型: 单相
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 64-LQFP
供应商设备封装: 64-LQFP(10x10)
包装: 标准包装
其它名称: 71M6541F-IGTR/FDKR
71M6541D/F/G and 71M6542F/G Data Sheet
Multiplexer advance, FIR initiation and chopping of the ADC reference voltage (using the internal CROSS
signal, see 2.2.7 Voltage References ) are controlled by the internal MUX_CTRL circuit. Additionally,
MUX_CTRL launches each pass of the CE through its code. Conceptually, MUX_CTRL is clocked by
CK32, the 32768 Hz clock from the PLL block. The behavior of the MUX_CTRL circuit is governed by:
?
?
?
?
CHOP_E[1:0] ( I/O RAM 0x2106[3:2] )
MUX_DIV[3:0] ( I/O RAM 0x2100[7:4] )
FIR_LEN[1:0] ( I/O RAM 0x210C[2:1] )
ADC_DIV ( I/O RAM 0x2200[5] )
The duration of each multiplexer state depends on the number of ADC samples processed by the FIR as
determined by the FIR_LEN[1:0] (I/O RAM 0x210C[2:1] control field. Each multiplexer state starts on the
rising edge of CK32, the 32-kHz clock.
It is required that MUX_DIV[3:0] (I/O RAM 0x2100[7:4]) be set to zero while changing the ADC
configuration to minimize system transients. After all configuration bits are set, MUX_DIV[3:0]
should be set to the required value.
Additionally, the ADC can be configured to operate at one-half rate (32768*75=2.46MHz). In this mode,
the bias current to the ADC amplifiers is reduced and overall system power is reduced. The ADC_DIV
(I/O RAM 0x2200[5]) bit selects full speed or half speed. At half speed, if FIR_LEN[1:0] is set to 01 (288),
each conversion requires 4 XTAL cycles, resulting in a 2520Hz sample rate when MUX_DIV[3:0] = 3.
Note that in order to work with these power-reducing settings, a corresponding CE code is required.
The duration of each time slot in CK32 cycles depends on FIR_LEN[1:0], ADC_DIV and PLL_FAST :
Time_Slot_Duration ( PLL_FAST = 1) = ( FIR_LEN[1:0] +1) * ( ADC_DIV +1)
Time_Slot_Duration ( PLL_FAST = 0) = 3*( FIR_LEN[1:0] +1) * ( ADC_DIV +1)
The duration of a multiplexer frame in CK32 cycles is:
MUX_Frame_Duration = 3-2* PLL_FAST + Time_Slot_Duration * MUX_DIV[3:0]
The duration of a multiplexer frame in CK_FIR cycles is:
MUX frame duration (CK_FIR cycles) =
[3-2* PLL_FAST + Time_Slot_Duration * MUX_DIV ] * (48+ PLL_FAST *102)
The ADC conversion sequence is programmable through the MUXx_SEL control fields ( I/O RAM 0x2100
to 0x2105 ). As stated above, there are three ADC time slots in the 71M6541D/F/G and four ADC time
slots in the 71M6542F/G, as set by MUX_DIV[3:0] ( I/O RAM 0x2100[7:4] ). In the expression
MUXx_SEL[3:0] = n, ‘ x ’ refers to the multiplexer frame time slot number and n refers to the desired ADC input
number or ADC handle (i.e., ADC0 to ADC10, or simply 0 to 10 decimal). Thus, there are a total of 11 valid
ADC handles in the 71M654x devices. For example, if MUX0_SEL[3:0] = 0, then ADC0, corresponding to the
sample from the IAP-IAN input (configured as a differential input), is positioned in the multiplexer frame during
time slot 0. See Table 1 and Table 2 for the appropriate MUXx_SEL[3:0] settings and other settings
applicable to a particular CE code.
Note that when the remote sensor interface is enabled, and even though the samples corresponding to
the remote sensor current (IBP-IBN) do not pass through the multiplexer, the MUX2_SEL[3:0] and
MUX3_SEL[3:0] control fields must be written with a valid ADC handle that is not being used. Typically,
ADC1 is used for this purpose (see Table 2 ). In this manner, the ADC1 handle, which is not used in the
71M6541D/F/G or 71M6542F/G, is used as a place holder in the multiplexer frame, in order to generate
the correct multiplexer frame sequence and the correct sample rate. The resulting sample data stored
in CE RAM 0x1 is undefined and is ignored by the CE code. Meanwhile, the digital isolation interface
takes care of automatically storing the samples for the remote interface current (IBP-IBN) in CE RAM
0x2 .
18
Rev 4
相关PDF资料
PDF描述
71M6511-IGT/F IC ENERGY METER RESIDENT 64-LQFP
T95Z476K010ESSL CAP TANT 47UF 10V 10% 2910
LTC3541EDD#PBF IC REG DL BCK/LINEAR SYNC 10-DFN
MAX16841ASA+T IC LED DRVR DIM OFFLINE
DFN1.25BK DURA-FLEX 1.25" BLACK 100'
相关代理商/技术参数
参数描述
71M6541FT-IGT/F 制造商:Maxim Integrated Products 功能描述:1-PHASE SOC, 64KB FLASH, PRES TEMP SENSOR - Rail/Tube
71M6541FT-IGTR/F 制造商:Maxim Integrated Products 功能描述:1-PHASE SOC, 64KB FLASH, PRES TEMP SENSOR - Tape and Reel
71M6541G 制造商:未知厂家 制造商全称:未知厂家 功能描述:71M6541D/71M6541F/71M6541G/71M6542F/71M6542G 是 TeridianTM 的第4 代高集成度单相电表SoC
71M6541G-IGT/F 功能描述:计量片上系统 - SoC 71M6541G-IGT/F RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel
71M6541GT-IGT/F 功能描述:IC ENERGY METER 64-LQFP 制造商:maxim integrated 系列:Single Converter Technology? 包装:托盘 零件状态:停产 输入阻抗:- 测量误差:0.1% 电压 - I/O 高:2V 电压 - I/O 低:0.8V 电流 - 电源:- 电压 - 电源:3 V ~ 3.6 V 表计类型:单相 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商器件封装:64-LQFP(10x10) 标准包装:1,000