- 您现在的位置：买卖IC网 > PDF目录298505 > 72821L15TF8 (INTEGRATED DEVICE TECHNOLOGY INC) 1K X 9 BI-DIRECTIONAL FIFO, 10 ns, PQFP64 PDF资料下载
参数资料
| 型号： | 72821L15TF8 |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | FIFO |
| 英文描述： | 1K X 9 BI-DIRECTIONAL FIFO, 10 ns, PQFP64 |
| 封装： | SLIM, TQFP-64 |
| 文件页数： | 12/16页 |
| 文件大小： | 211K |
| 代理商： | 72821L15TF8 |
5
IDT72801/728211/72821/72831/72841/72851 DUAL CMOS SyncFIFOTM
DUAL 256 x 9, DUAL 512 x 9, DUAL 1K x 9, DUAL 2K x 9, DUAL 4K x 9, DUAL 8K x 9
COMMERCIAL AND INDUSTRIAL
TEMPERATURERANGES
Com'l &
Commercial
Ind'l
(1)
IDT72801L10
IDT72801L15
IDT72801L25
IDT72811L10
IDT72811L15
IDT72811L25
IDT72821L10
IDT72821L15
IDT72821L25
IDT72831L10
IDT72831L15
IDT72831L25
IDT72841L10
IDT72841L15
IDT72841L25
IDT72851L10
IDT72851L15
IDT72851L25
Symbol
Parameter
Min
Max.
Min
Max.
Min
Max.
Unit
fS
Clock Cycle Frequency
—
100
—
66.7
—
40
MHz
tA
Data Access Time
2
6.5
2
10
2
15
ns
tCLK
Clock Cycle Time
10
—
15
—
25
—
ns
tCLKH
Clock High Time
4.5
—
6
—
10
—
ns
tCLKL
Clock Low Time
4.5
—
6
—
10
—
ns
tDS
Data Setup Time
3
—
4
—
6
—
ns
tDH
Data Hold Time
0.5
—
1
—
1
—
ns
tENS
Enable Setup Time
3
—
4
—
6
—
ns
tENH
Enable Hold Time
0.5
—
1
—
1
—
ns
tRS
Reset Pulse Width(2)
10
—
15
—
15
—
ns
tRSS
Reset Setup Time
8
—
10
—
15
—
ns
tRSR
Reset Recovery Time
8
—
10
—
15
—
ns
tRSF
Reset to Flag Time and Output Time
—
10
—
15
—
25
ns
tOLZ
Output Enable to Output in Low-Z(3)
0—
0
—
0—
ns
tOE
Output Enable to Output Valid
3
6
3
8
3
13
ns
tOHZ
Output Enable to Output in High-Z(3)
36
3
8
3
13
ns
tWFF
Write Clock to Full Flag
—
6.5
—
10
—
15
ns
tREF
Read Clock to Empty Flag
—
6.5
—
10
—
15
ns
tPAF
Write Clock to Programmable
—
6.5
—
10
—
15
ns
Almost-Full Flag
tPAE
Read Clock to Programmable
—
6.5
—
10
—
15
ns
Almost-Empty Flag
tSKEW1
Skew Time Between Read Clock and
5
—
6
—
10
—
ns
Write Clock for Empty Flag and Full Flag
tSKEW2
Skew Time Between Read Clock and Write
14
—
15
—
18
—
ns
Clock for Programmable Almost-Empty Flag
and Programmable Almost-Full Flag
In Pulse Levels
GND to 3.0V
Input Rise/Fall Times
3ns
Input Timing Reference Levels
1.5V
OutputReferenceLevels
1.5V
OutputLoad
See Figure 1
or equivalent circuit
Figure 1. Output Load
*Includes jig and scope capacitances.
30pF*
1.1K
5V
680
D.U.T.
3034 drw 03
AC ELECTRICAL CHARACTERISTICS
(Commercial: VCC = 5V ± 10%, TA = 0
°C to +70°C; Industrial: VCC = 5V ± 10%, TA = –40°C to +85°C)
NOTES:
1. Industrial temperature range product for 15ns and 25ns speed grade are available as a standard device.
2. Pulse widths less than minimum values are not allowed.
3. Values guaranteed by design, not currently tested.
AC TEST CONDITIONS
相关PDF资料 |
PDF描述 |
|---|---|
| 72R99-P | 25 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK |
| 72R99-M | 25 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK |
| 72R99-59 | 25 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK |
| 72R99-49 | 25 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK |
| 72R99-47 | 25 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 72821L15TFI8 | 制造商:Integrated Device Technology Inc 功能描述:FIFO SYNC QUAD DEPTH/WIDTH BI-DIR 1KX9X2 64TQFP - Tape and Reel |
| 72821L25PF | 功能描述:先进先出 RoHS:否 制造商:IDT 电路数量: 数据总线宽度:18 bit 总线定向:Unidirectional 存储容量:4 Mbit 定时类型:Synchronous 组织:256 K x 18 最大时钟频率:100 MHz 访问时间:10 ns 电源电压-最大:3.6 V 电源电压-最小:6 V 最大工作电流:35 mA 最大工作温度:+ 85 C 封装 / 箱体:TQFP-80 封装: |
| 72821L25PF8 | 功能描述:先进先出 RoHS:否 制造商:IDT 电路数量: 数据总线宽度:18 bit 总线定向:Unidirectional 存储容量:4 Mbit 定时类型:Synchronous 组织:256 K x 18 最大时钟频率:100 MHz 访问时间:10 ns 电源电压-最大:3.6 V 电源电压-最小:6 V 最大工作电流:35 mA 最大工作温度:+ 85 C 封装 / 箱体:TQFP-80 封装: |
| 72821L25PFI | 功能描述:先进先出 RoHS:否 制造商:IDT 电路数量: 数据总线宽度:18 bit 总线定向:Unidirectional 存储容量:4 Mbit 定时类型:Synchronous 组织:256 K x 18 最大时钟频率:100 MHz 访问时间:10 ns 电源电压-最大:3.6 V 电源电压-最小:6 V 最大工作电流:35 mA 最大工作温度:+ 85 C 封装 / 箱体:TQFP-80 封装: |
| 72821L25PFI8 | 制造商:Integrated Device Technology Inc 功能描述:FIFO Mem Sync Quad Depth/Width Bi-Dir 1K x 9 x 2 64-Pin TQFP T/R 制造商:Integrated Device Technology Inc 功能描述:FIFO SYNC QUAD DEPTH/WIDTH BI-DIR 1KX9X2 64TQFP - Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。