- 您现在的位置：买卖IC网 > PDF目录16278 > 73M1866B-KEYCHN (Maxim Integrated Products)BOARD KEYCHAIN INF DANUBE EVM PDF资料下载
参数资料
| 型号： | 73M1866B-KEYCHN |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 48/88页 |
| 文件大小： | 0K |
| 描述： | BOARD KEYCHAIN INF DANUBE EVM |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 1 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页当前第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页
73M1866B/73M1966B Data Sheet
DS_1x66B_001
52
Rev. 1.6
8.8
PCM Control Functions
Table 33: PCM Control Functions
Function
Mnemonic
Register
Location
Type
Description
ADJ
0x22[6]
W
Adjacent Time Slot Driver Control
Allows LSB of the PCM frame (DX) to be tri-stated during the second
half of the clock cycle. This feature allows adjacent time slots to be
used by different devices without risking a contention at the time slot
boundary.
0 = Drives DX during the entire bit time. (Default)
1 = Drives DX only during the first half of bit time.
DAA
0x14[6:5]
W
DAA Transmit Gain
Used in conjunction with TXBST to manage transmit level. See
Section 8.8.1.
ENPCLKDT
0x05[4]
W
Enable PCLK Error Detection Interrupt
0 = Disables this function.
1 = Enables the detection of an interrupt resulting from an
incoherency in the PCLK count during the second set of eight
frames received after power up. (Default)
LAW
0x23[0]
W
Law Compression Mode
Selects the PCM compression mode.
0 = Selects the A-law compression mode. (Default)
1 = Selects the μ-law compression mode.
LIN
0x23[1]
W
Linear Mode Enable
0 = The compression modes of either A-
law or μ-law are enabled.
(Default.) See the LAW bit.
1 = 16-bit linear mode.
MASTER
0x23[6]
W
Master/Slave Mode
The 73M1x66B is in Slave Mode by default. See Section 8.3 for
details of master and slave operation.
0 = Enables Slave Mode. (Default)
1 = Enables Master Mode.
PCLKDT
0x03[4]
R
PCLK Detect Error
PCLKDT is an interrupt resulting from the detection of two possible
events:
1. The number of PCLK periods per frame is not consistent among
the second set of eight frames after power up.
2. The number of PCLK periods per frame does not equate to any
of the acceptable PCLK frequencies. This is a maskable interrupt. It
is enabled by the ENPCLKDT bit. See Section 7.2.
PCMEN
0x23[7]
W
PCM Transmit Enable
Controls DX and
TSC. This bit must be set on completion of all
configuration changes to enable transmission on to the PCM
highway.
When powered up, the 73M1x66B PCM outputs are tri-stated. The
host must set PCMEN after setting the time/clock slot control bits to
avoid contention on the PCM highway.
相关PDF资料 |
PDF描述 |
|---|---|
| UPS2D221MRD6 | CAP ALUM 220UF 200V 20% RADIAL |
| 73M1822-KEYCHN | BOARD KEYCHAIN 73M1822 42-QFN |
| 78Q2133-DB | EVAL BOARD 78Q2133 |
| MAX14821EVKIT# | EVAL KIT MAX14821 |
| UVZ1C472MHD | CAP ALUM 4700UF 16V 20% RADIAL |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 73M1902-IM/F | 功能描述:电信线路管理 IC MicroDAA Chip Set Host Side RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray |
| 73M1902-IMR/F | 功能描述:电信线路管理 IC MicroDAA Chip Set Host Side RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray |
| 73M1902-IVT/F | 功能描述:电信线路管理 IC MicroDAA Chip Set Host Side RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray |
| 73M1902-IVTR/F | 功能描述:电信线路管理 IC MicroDAA Chip Set Host Side RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray |
| 73M1903 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Soft Modem AFEs |
发布紧急采购，3分钟左右您将得到回复。