参数资料
型号: 73S1209F-68IMR/F
厂商: Maxim Integrated Products
文件页数: 115/123页
文件大小: 0K
描述: IC SMART CARD READER 68-QFN
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 2,500
系列: 73S12xx
核心处理器: 80515
芯体尺寸: 8-位
速度: 24MHz
连通性: I²C,智能卡,UART/USART
外围设备: LED,POR,WDT
输入/输出数: 9
程序存储器容量: 32KB(32K x 8)
程序存储器类型: 闪存
RAM 容量: 2K x 8
电压 - 电源 (Vcc/Vdd): 2.7 V ~ 5.5 V
振荡器型: 内部
工作温度: -40°C ~ 85°C
封装/外壳: 68-VFQFN 裸露焊盘
包装: 带卷 (TR)
DS_1209F_004
73S1209F Data Sheet
Rev. 1.2
91
Protocol Mode Register (SPrtcol): 0xFE0D
0x03
This register determines the protocol to be use when communicating with the selected smart card. This
register should be updated as required when switching between smart card interfaces.
Table 86: The SPrtcol Register
MSB
LSB
SCISYN
MOD9/8B SCESYN
0
TMODE
CRCEN
CRCMS RCVATR
Bit
Symbol
Function
SPrtcol.7
SCISYN
Smart Card Internal Synchronous mode – Configures internal smart card
interface for synchronous mode. This mode routes the internal interface
buffers for RST, IO, C4, C8 to SCCtl register bits for direct firmware control.
CLK is generated by the ETU counter.
SPrtcol.6
MOD9/8B
Synchronous 8/9 bit mode select – For sync mode, in protocols with 9-bit
words, set this bit. The first eight bits read go into the RX FIFO and the
ninth bit read will be stored in the IO (or SIO) data bit of the SRXCtl
register.
SPrtcol.5
SCESYN
Smart Card External Synchronous mode – Configures External Smart Card
interface for synchronous mode. This mode routes the external smart card
interface buffers for SIO to SCECtl register bits for direct firmware control.
SCLK is generated by the ETU counter.
SPrtcol.4
0
Reserved bit, must always be set to 0.
SPrtcol.3
TMODE
Protocol mode select – 0: T=0, 1: T=1. Determines which smart card
protocol is to be used during message processing.
SPrtcol.2
CRCEN
CRC Enable – 1 = Enabled, 0 = Disabled. Enables the
checking/generation of CRC/LRC while in T=1 mode. Has no effect in T=0
mode. If enabled and a message is being transmitted to the smart card,
the CRC/LRC will be inserted into the message stream after the last TX
byte is transmitted to the smart card. If enabled, CRC/LRC will be checked
on incoming messages and the value made available to the firmware via
the CRC LS/MS registers.
SPrtcol.1
CRCMS
CRC Mode Select - 1 = CRC, 0 = LRC. Determines type of checking
algorithm to be used.
SPrtcol.0
RCVATR
Receive ATR – 1 = Enable ATR timeout, 0 = Disable ATR timeout. Set by
firmware after the smart card has been turned on and the hardware is
expecting ATR.
相关PDF资料
PDF描述
VI-22N-IX-F4 CONVERTER MOD DC/DC 18.5V 75W
ISD1750PYI IC VOICE REC/PLAY 50-SEC 28-DIP
VI-22N-IX-F2 CONVERTER MOD DC/DC 18.5V 75W
VE-25H-CV-S CONVERTER MOD DC/DC 52V 150W
VI-22N-IX-F1 CONVERTER MOD DC/DC 18.5V 75W
相关代理商/技术参数
参数描述
73S1209F-68M/F/P1 功能描述:8位微控制器 -MCU Contained 80515-SoC Serial Hst Interface RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
73S1209F-EB 功能描述:开发板和工具包 - 8051 73S1209F Eval Brd (Doc. Cd, Cable) RoHS:否 制造商:Silicon Labs 产品:Development Kits 工具用于评估:C8051F960, Si7005 核心: 接口类型:USB 工作电源电压:
73S1209F-IM44 DK 制造商:Maxim Integrated Products 功能描述:Development Boards & Kits - 8051 73S1209F Dev Kit Eval Bd Ice Cable Cd
73S1209F-IM44 EB 制造商:Maxim Integrated Products 功能描述:Development Boards & Kits - 8051 73S1209F Eval Brd Eval Bd Doc Cd Cable
73S1209F-IM68 DK 制造商:Maxim Integrated Products 功能描述:Development Boards & Kits - 8051 73S1209F Dev Kit Eval Bd Ice Cable Cd