参数资料
型号: 78P2351-IGTR/F
厂商: Maxim Integrated Products
文件页数: 42/42页
文件大小: 0K
描述: LINE INTERFACE UNIT 100-LQFP
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 1,000
类型: 线路接口装置(LIU)
驱动器/接收器数: 1/1
规程: E4,OC-3,STM1-E
电源电压: 3.15 V ~ 3.45 V
安装类型: 表面贴装
封装/外壳: 100-LQFP
供应商设备封装: 100-LQFP(16x16)
包装: 带卷 (TR)
78P2351
Single Channel
OC-3/ STM1-E/ E4 LIU
Page: 9 of 42
2006 Teridian Semiconductor Corporation
Rev. 2.4
SERIAL CONTROL INTERFACE
The serial port controlled register allows a generic
controller to interface with the 78P2351. It is used
for mode settings, diagnostics and test, retrieval of
status and performance information, and for on-chip
fuse trimming during production test. The SPSL pin
must be high in order to use the serial port.
The serial interface consists of four pins: Serial Port
Enable (SEN_CMI), Serial Clock (SCK_MON), Serial
Data In (SDI_PAR), and Serial Data Out (SDO_E4).
The SEN_CMI pin initiates the read and write
operations.
It can also be used to select a
particular device allowing SCK_MON, SDI_PAR
and SDO_E4 to be bussed together.
SCK_MON is the clock input that times the data
on SDI_PAR and SDO_E4. Data on SDI_PAR
is latched in on the rising-edge of SCK_MON,
and data on SDO_E4 is clocked out using the
falling edge of SCK_MON.
SDI_PAR is used to insert mode, address, and
register data into the chip. Address and Data
information are input least significant bit (LSB)
first. The mode and address bit assignment and
register table are shown in the following section.
SDO_E4 is a tri-state capable output. It is used
to output register data during a read operation.
SDO_E4 output is normally high impedance,
and is enabled only during the duration when
register data is being clocked out. Read data is
clocked out least significant bit (LSB) first.
If SDI_PAR coming out of the micro-controller chip is
also tri-state capable, SDI_PAR and SDO_E4 can
be connected together to simplify connections.
PROGRAMMABLE INTERRUPTS
In addition to the receiver LOS and LOL status pins,
the 78P2351 provides a programmable interrupt for
the transmitter. In HW control mode, the default
functions of the Tx interrupt is a transmit Loss of
Lock (TXLOL) or FIFO error (FERR).
相关PDF资料
PDF描述
78P2351R-IMR/F IC LIU NRZ-CMI CONV 155M 56-QFN
78P2352-IELR/F IC LIU SDH SONET 2CH 128-LQFP
78Q2120C09-64CGTR/F TXRX 10/100 BASE 3.3V 64-LQFP
78Q2133/F TXRX 10/100 MDIX 3.3V IND 32-QFN
78Q8392LA03-28CHR/F TXRX 10BASE 2/5 ETH COAX 28-PLCC
相关代理商/技术参数
参数描述
78P2351R 制造商:TERIDIAN 制造商全称:TERIDIAN 功能描述:Serial 155M NRZ to CMI Converter
78P2351R-DB 功能描述:界面开发工具 78P2351R Demo Brd RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V
78P2351R-IM 制造商:TERIDIAN 制造商全称:TERIDIAN 功能描述:Serial 155M NRZ to CMI Converter
78P2351R-IM/F 功能描述:接口 - 专用 Serial 155M NRZ to CMI Converter RoHS:否 制造商:Texas Instruments 产品类型:1080p60 Image Sensor Receiver 工作电源电压:1.8 V 电源电流:89 mA 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:BGA-59
78P2351R-IMR 制造商:TERIDIAN 制造商全称:TERIDIAN 功能描述:Serial 155M NRZ to CMI Converter