- 您现在的位置：买卖IC网 > PDF目录16263 > 78P2352-DB-CMI (Maxim Integrated Products)EVAL BOARD 78P235X PDF资料下载
参数资料
| 型号： | 78P2352-DB-CMI |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 34/42页 |
| 文件大小： | 0K |
| 描述： | EVAL BOARD 78P235X |
| 标准包装： | 1 |
| 系列： | * |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页当前第34页第35页第36页第37页第38页第39页第40页第41页第42页
78P2352
Dual Channel
OC-3/ STM1-E/ E4 LIU
Page: 4 of 42
2006 Teridian Semiconductor Corporation
Rev. 2.4
FUNCTIONAL DESCRIPTION
The 78P2352 contains all the necessary transmit
and receive circuitry for connection between
139.264Mbps and 155.52Mbps line interfaces and
the digital universe. The chip is controllable through
pins or serial port register settings.
In hardware mode (pin control) the SPSL pin
must be low.
In software mode (SPSL pin high), control pins
are disabled and the 78P2352 must be
configured via the 4-wire serial port.
MODE SELECTION
The SDO_E4 pin or E4 register bit determines which
rate the device (both channels) operates in
according to the table below. This control, combined
with CKSL, also selects the global reference clock
frequency.
Rate
SDO_E4 pin
E4 bit
E4
High
1
STM-1, STS-3, OC-3
Low
0
The SEN_CMI pin or CMI register bit enables the
CMI encoder/decoder and selects one of two media
for reception and transmission: 75
coaxial cable in
CMI mode or optical fiber in Fiber (NRZ) mode.
Independent channel operation for media type is
available with register controls only.
Media (coding)
SEN_CMI pin
CMI bit
75
Coax (CMI)
High
1
Fiber (NRZ)
Low
0
The SDI_PAR pin or PAR register bit selects the
interface to the framer to be 4-bit parallel CMOS or
serial LVPECL.
For each interface there are
different transmit timing modes available. See
TRANSMITTER OPERATION section for more info.
REFERENCE CLOCK
The 78P2352 requires a reference clock supplied to
the CKREFP/N pins. This reference clock is used
for clock recovery in the Rx DLL and Tx DLL. It is
also used for transmit re-timing in the synchronous
transmit modes.
Refer to the TRANSMITTER
OPERATION section for timing requirements during
synchronous (re-timing) transmit modes.
For reference frequencies of 77.76MHz or lower, the
device accepts a single ended CMOS input at
CKREFP (with CKREFN grounded). For reference
frequencies of 139.264 or 155.52MHz, the device
accepts a differential LVPECL clock input at
CKREFP/N.
The frequency of this reference input is controlled by
the rate selection and the CKSL control pin or
register bit.
Reference Frequency
CKSL pin
SDO_E4 low
SDO_E4 high
Low
19.44MHz
17.408MHz
Float
77.76MHz
N/A
High
155.52MHz
139.264MHz
CKSL[1:0] bits
E4 bit = 0
E4 bit = 1
0 0
19.44MHz
17.408MHz
1 0
77.76MHz
N/A
1 1
155.52MHz
139.264MHz
RECEIVER OPERATION
The receiver accepts serial data, at 155.52Mbps or
139.264Mbps from the RXxP/N inputs. In CMI mode,
the input is differentially terminated with 75
and
transformer-coupled to a coaxial connector. In Fiber
(NRZ) mode, the input is differentially terminated
with 100
and AC-coupled to an optical transceiver
module. For board designs utilizing both coax and
fiber media options, an analog switch or mechanical
relay is required to switch between the different
terminations and media paths.
The CMI signal first enters an AGC and adaptive
equalizer
designed
to
overcome
inter-symbol
interference caused by long cable lengths.
The
variable gain differential amplifier automatically
controls the gain to maintain a constant voltage level
output regardless of the input voltage level. Note
that in Fiber (NRZ) mode, the input signals bypass
the adaptive equalizer.
The outputs of the data comparators are connected
to the clock recovery circuits. The clock recovery
system employs a Delay Locked Loop (DLL), which
uses a reference frequency derived from the clock
applied to the CKREFP/N pins.
In serial mode, the clock and data are decoded and
transmitted through the LVPECL drivers. In parallel
mode, the data is decoded and converted into four
bit parallel segments before being transmitted
through the CMOS drivers. Note that in Fiber (NRZ)
mode, the CMI decoder is bypassed.
Receiver Monitor Mode
In CMI mode, the SCK_MON pin or MONx register
bit enables the receiver’s monitor mode which adds
approximately 20dB of flat gain to the receive signal
before equalization. Rx Monitor Mode can handle
20dB of flat loss typical of monitoring points with up
to 6dB of cable loss.
Note that Loss of Signal
detection is disabled during Rx Monitor Mode.
相关PDF资料 |
PDF描述 |
|---|---|
| EBA28DREH | CONN EDGECARD .125 PCB 56POS |
| EBM24DRMI-S288 | CONN EDGECARD 48POS .156 EXTEND |
| PLE0G821MDO1 | CAP ALUM 820UF 4V 20% RADIAL |
| PLE0J821MDO1 | CAP ALUM 820UF 6.3V 20% RADIAL |
| PLE0E152MDO1 | CAP ALUM 1500UF 2.5V 20% RADIAL |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 78P2352-IEL | 制造商:TERIDIAN 制造商全称:TERIDIAN 功能描述:Dual Channel OC-3/ STM1-E/ E4 LIU |
| 78P2352-IEL/F | 功能描述:接口 - 专用 Dual Ch OC-3/STM1-1e/E4 LIU RoHS:否 制造商:Texas Instruments 产品类型:1080p60 Image Sensor Receiver 工作电源电压:1.8 V 电源电流:89 mA 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:BGA-59 |
| 78P2352-IELR | 制造商:TERIDIAN 制造商全称:TERIDIAN 功能描述:Dual Channel OC-3/ STM1-E/ E4 LIU |
| 78P2352-IELR/F | 功能描述:IC LIU SDH SONET 2CH 128-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:25 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:4.5 V ~ 5.5 V 安装类型:通孔 封装/外壳:16-DIP（0.300"，7.62mm） 供应商设备封装:16-PDIP 包装:管件 |
| 78P2352-IGT | 制造商:TERIDIAN 制造商全称:TERIDIAN 功能描述:Dual Channel OC-3/ STM1-E/ E4 LIU |
发布紧急采购，3分钟左右您将得到回复。