收藏本站
参数资料
型号： 78P2352-DB-CMI
厂商： Maxim Integrated Products
文件页数： 8/42页
文件大小： 0K
描述： EVAL BOARD 78P235X
标准包装： 1
系列： *
78P2352
Dual Channel
OC-3/ STM1-E/ E4 LIU
Page: 16 of 42
2006 Teridian Semiconductor Corporation
Rev. 2.4
PIN DESCRIPTION
LEGEND
TYPE
DESCRIPTION
TYPE
DESCRIPTION
A
Analog Pin
(Tie unused pins to ground)
PO
LVPECL-Compatible Differential Output
(Tie unused pins to supply or leave floating)
CIT
3-State CMOS Digital Input
CO
CMOS Digital Output
(Leave unused pins floating)
CI
CMOS Digital Input
(Tie unused pins to ground)
COZ
CMOS Tristate Digital Output
(Leave unused pins floating)
CIU
CMOS Digital Input w/ Pull-up
OD
Open-drain Digital Output
(Leave unused pins floating)
CID
CMOS Digital Input w/ Pull-down
S
Supply
CIS
CMOS Schmitt Trigger Input
(Tie unused pins to ground)
G
Ground
PI
LVPECL-Compatible Differential Input
(Tie unused pins to ground)
TRANSMITTER PINS
NAME
PIN
TYPE
DESCRIPTION
PIx0D
PIx1D
PIx2D
PIx3D
31, 66
32, 65
33, 64
34, 63
CI
Transmit (Parallel Mode) Data Input:
Four-bit CMOS parallel (nibble) inputs. Data is latched in on the rising edge
(default) of the transmit parallel clock and serialized with the MSB (PIx3D)
transmitted first.
PIxCK
30, 67
CIS
Transmit (Parallel Mode) Clock Input:
A 34.816 MHz (E4) or 38.88 MHz (STM1) CMOS clock input that must be
source synchronous with the reference clock supplied at the CKREFP/N pins.
Used only in Slave Parallel Mode and Loop-timing Parallel Mode.
PTOxCK
35, 62
CO
Transmit (Parallel Mode) Clock Output:
A 34.816 MHz (E4) or 38.88 MHz (STM1) CMOS clock output that is
intended to latch in synchronous parallel data. Active during reset. Used only
in Master Parallel Mode (output disabled in all other transmit modes).
SIxDP
SIxDN
10, 87
11, 86
PI
Transmit (Serial Mode) Data Input:
Differential NRZ data input. See Transmitter Operation section for more info
on different clocking/timing modes.
SIxCKP
SIxCKN
7, 90
8, 89
PI
Transmit (Serial Mode) Clock Input:
A 155.52MHz synchronous differential input clock used to clock in the serial
NRZ data. By default, data is clocked in on the rising edge of SIxCKP.
CMIxP
CMIxN
121, 104
122, 103
A
Transmit (Serial Mode) CMI Data Output:
A CMI encoded data signal conforming to the relevant ITU-T G.703 pulse
templates when properly terminated and transformer coupled to 75 cable.
Outputs are tri-stated when transmitter is disabled. Active, but undefined
during reset.
TXxCKP
TXxCKN
124, 101
125, 100
PO
Transmit (Serial Mode) Clock Output:
A 2x line rate LVPECL clock output used to clock out the transmit CMI data.
Used for diagnostics or far end re-timing. Active during reset.
ECLxP
ECLxN
127, 98
128, 97
PO
Transmit (Serial Mode) LVPECL Data Output:
Transmit NRZ data outputs used for interfacing with optical transceiver
modules when in Fiber (NRZ) mode.
相关PDF资料
PDF描述
EBA28DREH CONN EDGECARD .125 PCB 56POS
EBM24DRMI-S288 CONN EDGECARD 48POS .156 EXTEND
PLE0G821MDO1 CAP ALUM 820UF 4V 20% RADIAL
PLE0J821MDO1 CAP ALUM 820UF 6.3V 20% RADIAL
PLE0E152MDO1 CAP ALUM 1500UF 2.5V 20% RADIAL
相关代理商/技术参数
参数描述
78P2352-IEL 制造商:TERIDIAN 制造商全称:TERIDIAN 功能描述:Dual Channel OC-3/ STM1-E/ E4 LIU
78P2352-IEL/F 功能描述:接口 - 专用 Dual Ch OC-3/STM1-1e/E4 LIU RoHS:否 制造商:Texas Instruments 产品类型:1080p60 Image Sensor Receiver 工作电源电压:1.8 V 电源电流:89 mA 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:BGA-59
78P2352-IELR 制造商:TERIDIAN 制造商全称:TERIDIAN 功能描述:Dual Channel OC-3/ STM1-E/ E4 LIU
78P2352-IELR/F 功能描述:IC LIU SDH SONET 2CH 128-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:25 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:4.5 V ~ 5.5 V 安装类型:通孔 封装/外壳:16-DIP（0.300"，7.62mm） 供应商设备封装:16-PDIP 包装:管件
78P2352-IGT 制造商:TERIDIAN 制造商全称:TERIDIAN 功能描述:Dual Channel OC-3/ STM1-E/ E4 LIU
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*