参数资料
型号: 78Q2123/F
厂商: Maxim Integrated Products
文件页数: 13/38页
文件大小: 0K
描述: TXRX 10/100 MDIX 3.3V COMM 32QFN
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 490
类型: PHY 收发器
驱动器/接收器数: 4/4
规程: IEEE 802
电源电压: 3 V ~ 3.6 V
安装类型: 表面贴装
封装/外壳: 32-VFQFN 裸露焊盘
供应商设备封装: 32-QFN 裸露焊盘(5x5)
包装: 管件
78Q2123/78Q2133 Data Sheet
DS_21x3_001
20
Rev. 1.6
3.9
MR17: Interrupt Control/Status Register
The Interrupt Control/Status Register provides the means for controlling and observing the events, which
trigger an interrupt on the INTR pin. This register can also be used in a polling mode via the MII Serial
Interface as a means to observe key events within the PHY via one register address. Bits 0 through 7 are
status bits, which are each set to logic one based upon an event. These bits are cleared after the register
is read. Bits 8 through 15 of this register, when set to logic one, enable their corresponding bit in the
lower byte to signal an interrupt on the INTR pin. The assertion level of this interrupt signal output on the
INTR pin can be set via the MR16.14 (INPOL) bit.
Bit
Symbol
Type
Default
Description
17.15
JABBER_IE
R/W
0
Jabber Interrupt Enable
17.14
RXER_IE
R/W
0
Receive Error Interrupt Enable
17.13
PRX_IE
R/W
0
Page Received Interrupt Enable
17.12
PDF_IE
R/W
0
Parallel Detect Fault Interrupt Enable
17.11
LP-ACK_IE
R/W
0
Link Partner Acknowledge Interrupt Enable
17.10
LS-CHG_IE
R/W
0
Link Status Change Interrupt Enable
17.9
RFAULT_IE
R/W
0
Remote Fault Interrupt Enable
17.8
ANEG-
COMP_IE
R/W
0
Auto-Negotiation Complete Interrupt Enable
17.7
JAB_INT
RC
0
Jabber Interrupt: This bit is set high when a Jabber
event is detected by the 10Base-T circuitry.
17.6
RXER_INT
RC
0
Receive Error Interrupt: This bit is set high when the
RX_ER signal transitions high.
17.5
PRX_INT
RC
0
Page Received Interrupt: This bit is set high when a new
page has been received from the link partner during
auto-negotiation.
17.4
PDF_INT
RC
0
Parallel Detect Fault Interrupt: This bit is set high by the
auto-negotiation logic when a parallel detect fault
condition is indicated.
17.3
LP-ACK_INT
RC
0
Link Partner Acknowledge Interrupt: This bit is set high
by the auto-negotiation logic when FLP bursts are
received with the acknowledge bit set.
17.2
LS-CHG_INT
RC
0
Link Status Change Interrupt: This bit is set when the
link transitions from an OK status to a FAIL status.
17.1
RFAULT_INT
RC
0
Remote Fault Interrupt: This bit is set when a remote
fault condition has been indicated by the link partner.
17.0
ANEG-
COMP_INT
RC
0
Auto-Negotiation Complete Interrupt: This bit is set by
the auto-negotiation logic upon successful completion of
auto-negotiation.
相关PDF资料
PDF描述
ICL3225EIAZ-T TRANSMITTER/RCVR RS232 20-SSOP
MAX981CUA+T IC COMPARATOR OD 8-UMAX
MAX981ESA+T IC COMPARATOR OD 8-SOIC
MAX972ESA+T IC COMPARATOR OD 8-SOIC
MAX972CUA+T IC COMPARATOR OD 8-UMAX
相关代理商/技术参数
参数描述
78Q2123R/F 功能描述:以太网 IC 10/100 Fast Ethernet MicroPHY RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray
78Q2123R/F1 功能描述:以太网 IC RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray
78Q2123S/F 功能描述:1/1 Transceiver Full Ethernet 16-TQFN (5x5) 制造商:maxim integrated 系列:MicroPHY?? 包装:管件 零件状态:有效 类型:收发器 协议:以太网 驱动器/接收器数:1/1 双工:全 接收器滞后:- 数据速率:- 电压 - 电源:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:16-WQFN 裸露焊盘 供应商器件封装:16-TQFN(5x5) 标准包装:60
78Q2123SR/F 功能描述:1/1 Transceiver Full Ethernet 16-TQFN (5x5) 制造商:maxim integrated 系列:MicroPHY?? 包装:带卷(TR) 零件状态:有效 类型:收发器 协议:以太网 驱动器/接收器数:1/1 双工:全 接收器滞后:- 数据速率:- 电压 - 电源:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:16-WQFN 裸露焊盘 供应商器件封装:16-TQFN(5x5) 标准包装:2,500
78Q2132 制造商:TDK 制造商全称:TDK Electronics 功能描述:1/10BASE-T HomePNA/Ethernet Transceiver