- 您现在的位置：买卖IC网 > PDF目录10659 > 78Q2123/F (Maxim Integrated Products)TXRX 10/100 MDIX 3.3V COMM 32QFN PDF资料下载
参数资料
| 型号： | 78Q2123/F |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 35/38页 |
| 文件大小： | 0K |
| 描述： | TXRX 10/100 MDIX 3.3V COMM 32QFN |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 490 |
| 类型： | PHY 收发器 |
| 驱动器/接收器数： | 4/4 |
| 规程： | IEEE 802 |
| 电源电压： | 3 V ~ 3.6 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-VFQFN 裸露焊盘 |
| 供应商设备封装： | 32-QFN 裸露焊盘（5x5） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页当前第35页第36页第37页第38页
78Q2123/78Q2133 Data Sheet
DS_21x3_001
6
Rev. 1.6
1.1.5
Receive Signal Qualification
The integrated signal qualifier has separate squelch and unsquelch thresholds. It also includes a built-in timer
to ensure fast and accurate signal detection and line noise rejection. Upon detection of two or more valid
10BASE-T or 100BASE-TX pulses on the line receive port, signal detect is indicated. The signal detect
threshold is then lowered by about 40%. All adaptive circuits are released from their initial states and allowed
to lock onto the incoming data. In 100BASE-TX operation, signal detect is de-asserted when no signal is
presented for a period of about 1.2 s. In 10BASE-T operation, signal detect is de-asserted whenever no
Manchester data is received. In either case, the signal detect threshold will return to the squelched level
whenever the signal detect indication is de-asserted. Signal detect is also used to control the operation of the
clock/data recovery circuit to assure fast acquisition.
1.1.6
Receive Clock Recovery
In 100BASE-TX mode, the 125 MHz receive clock is extracted using a digital DLL-based loop. When no
receive signal is present, the CDR is directed to lock onto the 125 MHz transmit serial clock. When signal
detect is asserted, the CDR will use the received MLT-3 signal as the clock reference. The recovered clock is
used to re-time the data signal and for conversion of the data to NRZ format.
In 10BASE-T mode, the 20 MHz receive clock is recovered digitally from the Manchester data using a
DLL locked to the reference clock. When Manchester-coded preambles are detected, the CDR
immediately re-aligns the phase of the clock to synchronize with the incoming data. Hence clock
acquisition is fast and immediate.
1.2
100BASE-TX OPERATION
1.2.1
100BASE-TX Transmit
The 78Q2123/78Q2133 contain all of the necessary circuitry to convert the transmit MII signaling from a
MAC to an IEEE-802.3 compliant data-stream driving Cat-5 UTP cabling. The internal PCS interface
maps 4 bit nibbles from the MII to 5 bit code groups as defined in Table 24-1 of IEEE-802.3. These 5 bit
code groups are then scrambled and converted to a serial stream before being sent to the MLT-3 pulse
shaping circuitry and line driver. The pulse-shaper uses current modulation to produce the desired output
waveform. Controlled rise/fall time in the MLT-3 signal is achieved using an accurately controlled voltage
ramp generator. The line driver requires an external 1:1 isolation transformer to interface with the line
media. The center-tap of the primary side of the transformer must be connected to the Vcc supply (3.3V
± 0.3V).
1.2.2
100BASE-TX Receive
The 78Q2123/78Q2133 receive a 125MBaud MLT-3 signal through a 1:1 transformer. The signal then
goes through a combination of adaptive offset adjustment (baseline wander correction) and adaptive
equalization. The effect of these circuits is to sense the amount of dispersion and attenuation caused by
the cable and transformer, and restore the received pulses to logic levels. The amount of gain and
equalization applied to the pulses varies with the detected attenuation and dispersion and, therefore, with
the length of the cable. The 78Q2123/78Q2133 can compensate for cable loss of up to 10dB at 16 MHz.
This loss is represented as test_chan_5 in Annex A of the ANSI X3.263:199X. The equalized MLT-3 data
signal is bi-directionally sliced and the resulting NRZI bit-stream is presented to the CDR where it is
re-timed and decoded to NRZ format. The re-timed serial data passes through a serial-to-parallel
converter, then descrambled and aligned into 5 bit code groups. The receive PCS interface maps these
code groups to 4 bit data for the MII as outlined in Table 24-1 in Clause 24 of IEEE-802.3.
1.2.3
PCS Bypass Mode (Auto-negotiate must be off)
The PCS Bypass mode is entered by setting register bit MR 16.1. In this mode the 78Q2123/78Q2133
accept scrambled 5 bit code words at the TX_ER and TXD[3:0] pins, TX_ER being the MSB of the data
input. The 5 bit code groups are converted to MLT-3 signal for transmission.
相关PDF资料 |
PDF描述 |
|---|---|
| ICL3225EIAZ-T | TRANSMITTER/RCVR RS232 20-SSOP |
| MAX981CUA+T | IC COMPARATOR OD 8-UMAX |
| MAX981ESA+T | IC COMPARATOR OD 8-SOIC |
| MAX972ESA+T | IC COMPARATOR OD 8-SOIC |
| MAX972CUA+T | IC COMPARATOR OD 8-UMAX |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 78Q2123R/F | 功能描述:以太网 IC 10/100 Fast Ethernet MicroPHY RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| 78Q2123R/F1 | 功能描述:以太网 IC RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| 78Q2123S/F | 功能描述:1/1 Transceiver Full Ethernet 16-TQFN (5x5) 制造商:maxim integrated 系列:MicroPHY?? 包装:管件 零件状态:有效 类型:收发器 协议:以太网 驱动器/接收器数:1/1 双工:全 接收器滞后:- 数据速率:- 电压 - 电源:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:16-WQFN 裸露焊盘 供应商器件封装:16-TQFN（5x5） 标准包装:60 |
| 78Q2123SR/F | 功能描述:1/1 Transceiver Full Ethernet 16-TQFN (5x5) 制造商:maxim integrated 系列:MicroPHY?? 包装:带卷（TR） 零件状态:有效 类型:收发器 协议:以太网 驱动器/接收器数:1/1 双工:全 接收器滞后:- 数据速率:- 电压 - 电源:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:16-WQFN 裸露焊盘 供应商器件封装:16-TQFN（5x5） 标准包装:2,500 |
| 78Q2132 | 制造商:TDK 制造商全称:TDK Electronics 功能描述:1/10BASE-T HomePNA/Ethernet Transceiver |
发布紧急采购，3分钟左右您将得到回复。