- 您现在的位置：买卖IC网 > PDF目录378256 > 89HPES12NT3ZABC (INTEGRATED DEVICE TECHNOLOGY INC) 12-lane 3-Port Non-Transparent PCI Express㈢ Switch PDF资料下载
参数资料
| 型号： | 89HPES12NT3ZABC |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 总线控制器 |
| 英文描述： | 12-lane 3-Port Non-Transparent PCI Express㈢ Switch |
| 中文描述： | PCI BUS CONTROLLER, PBGA324 |
| 封装： | 19 X 19 MM, 1 MM PITCH, BGA-324 |
| 文件页数： | 4/29页 |
| 文件大小： | 263K |
| 代理商： | 89HPES12NT3ZABC |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页
4 of 29
April 11, 2007
IDT 89HPES12NT3 Data Sheet
Pin Desc ription
The following tables list the functions of the pins provided on the PES12NT3. Some of the functions listed may be multiplexed onto the same pin.
The active polarity of a signal is defined using a suffix. Signals ending with an “N” are defined as being active, or asserted, when at a logic zero (low)
level. All other signals (including clocks, buses, and select lines) will be interpreted as being active, or asserted, when at a logic one (high) level.
S ignal
Type
Name/Desc ription
PEALREV
I
PCI Express Port A Lane Reverse.
When this bit is asserted, the lanes of
PCI Express Port A are reversed. This value may be overridden by modify-
ing the value of the PALREV bit in the PA_SWCTL register.
PEARP[3:0]
PEARN[3:0]
I
PCI Express Port A Serial Data Receive.
Differential PCI Express receive
pairs for port A.
PEATP[3:0]
PEATN[3:0]
O
PCI Express Port A Serial Data Transmit.
Differential PCI Express trans-
mt pairs for port A
PEBLREV
I
PCI Express Port B Lane Reverse.
When this bit is asserted, the lanes of
PCI Express Port B are reversed. This value may be overridden by modify-
ing the value of the PBLREV bit in the PA_SWCTL register.
PEBRP[3:0]
PEBRN[3:0]
I
PCI Express Port B Serial Data Receive.
Differential PCI Express receive
pairs for port B.
PEBTP[3:0]
PEBTN[3:0]
O
PCI Express Port B Serial Data Transmit.
Differential PCI Express trans-
mt pairs for port B
PECLREV
I
PCI Express Port C Lane Reverse.
When this bit is asserted, the lanes of
PCI Express Port C are reversed. This value may be overridden by modify-
ing the value of the PCLREV bit in the PA_SWCTL register.
PECRP[3:0]
PECRN[3:0]
I
PCI Express Port C Serial Data Receive.
Differential PCI Express receive
pairs for port C.
PECTP[3:0]
PECTN[3:0]
O
PCI Express Port C Serial Data Transmit.
Differential PCI Express trans-
mt pairs for port C
PEREFCLKP[1:0]
PEREFCLKN[1:0]
I
PCI Express Reference Clock.
Differential reference clock pair input. This
clock is used as the reference clock by on-chip PLLs to generate the clocks
required for the systemlogic and on-chip SerDes. The frequency of the dif-
ferential reference clock is determned by the REFCLKMsignal.
REFCLKM
I
PCI Express Reference Clock Mode Select.
These signals select the fre-
quency of the reference clock input.
0x0 - 100 MHz
0x1 - 125 MHz
Table 1 PCI Express Interface Pins
S ignal
Type
Name/Desc ription
MSMBADDR[4:1]
I
Master SMBus Address.
These pins determne the SMBus address of the
serial EEPROMfromwhich configuration information is loaded.
MSMBCLK
I/O
Master SMBus Clock.
This bidirectional signal is used to synchronize
transfers on the master SMBus. It is active and generating the clock only
when the EEPROMor I/O Expanders are being accessed.
MSMBDAT
I/O
Master SMBus Data.
This bidirectional signal is used for data on the mas-
ter SMBus.
Table 2 SMBus Interface Pins (Part 1 of 2)
相关PDF资料 |
PDF描述 |
|---|---|
| 89HPES12NT3ZABCG | 12-lane 3-Port Non-Transparent PCI Express㈢ Switch |
| 89HPES12T3G2 | 12-Lane 3-Port Gen2 PCI Express Switch |
| 89HPES12T3G2ZABC | 12-Lane 3-Port Gen2 PCI Express Switch |
| 89HPES12T3G2ZABCG | 12-Lane 3-Port Gen2 PCI Express Switch |
| 89HPES16NT2 | 16-Lane 2-Port Non-Transparent PCI Express㈢ Switch |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 89HPES12NT3ZABCG | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:12-lane 3-Port Non-Transparent PCI Express㈢ Switch |
| 89HPES12NT3ZBBC | 功能描述:Switch Interfacing Interface 324-CABGA (19x19) 制造商:idt, integrated device technology inc 系列:PRECISE?? 包装:托盘 零件状态:有效 应用:开关接口 接口:PCI Express 电压 - 电源:3.3V 封装/外壳:324-LBGA 供应商器件封装:324-CABGA（19x19） 安装类型:表面贴装 标准包装:84 |
| 89HPES12NT3ZBBC8 | 功能描述:Switch Interfacing Interface 324-CABGA (19x19) 制造商:idt, integrated device technology inc 系列:PRECISE?? 包装:带卷（TR） 零件状态:有效 应用:开关接口 接口:PCI Express 电压 - 电源:3.3V 封装/外壳:324-LBGA 供应商器件封装:324-CABGA（19x19） 安装类型:表面贴装 标准包装:750 |
| 89HPES12NT3ZBBCG | 功能描述:接口-I/O扩展器 RoHS:否 制造商:NXP Semiconductors 逻辑系列: 输入/输出端数量: 最大工作频率:100 kHz 工作电源电压:1.65 V to 5.5 V 工作温度范围:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体:HVQFN-16 封装:Reel |
| 89HPES12NT3ZBBCG8 | 功能描述:开关 IC - 各种 RoHS:否 制造商:Fairchild Semiconductor 开启电阻（最大值）: 电源电压-最大:4.4 V 电源电压-最小:2.5 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:WLCSP-9 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。