- 您现在的位置：买卖IC网 > PDF目录122717 > 9248BF-138LF (INTEGRATED DEVICE TECHNOLOGY INC) 166.67 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 PDF资料下载
参数资料
| 型号： | 9248BF-138LF |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 166.67 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 封装： | 0.300 INCH, GREEN, MO-118, SSOP-48 |
| 文件页数： | 3/14页 |
| 文件大小： | 142K |
| 代理商： | 9248BF-138LF |
11
ICS9248-138
0342C—08/26/03
PD# Timing Diagram
The power down selection is used to put the part into a very low power state without turning off the power to the part. PD#
is an asynchronous active low input. This signal needs to be synchronized internal to the device prior to powering down
the clock synthesizer.
Internal clocks are not running after the device is put in power down. When PD# is active low all clocks need to be driven
to a low value and held prior to turning off the VCOs and crystal. The power up latency needs to be less than 3 mS. The
power down latency should be as short as possible but conforming to the sequence requirements shown below. The REF
and 48MHz clocks are expected to be stopped in the LOW state as soon as possible. Due to the state of the internal logic,
stopping and holding the REF clock outputs in the LOW state may require more than one clock cycle to complete.
Notes:
1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9248 device).
2. As shown, the outputs Stop Low on the next falling edge after PD# goes low.
3. PD# is an asynchronous input and metastable conditions may exist. This signal is synchronized inside this part.
4. The shaded sections on the VCO and the Crystal signals indicate an active clock.
5. Diagrams shown with respect to 133MHz. Similar operation when CPU is 100MHz.
CPUCLK
3V66
PCICLK
VCO
Crystal
PD#
相关PDF资料 |
PDF描述 |
|---|---|
| 9250BF-28LF-T | 133.32 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 932S208DGLF | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 951411BGLFT | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 952302AG | PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 9148F-18 | 100 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 9248BF-195LF | 制造商:Integrated Device Technology Inc 功能描述:PLL FREQ GENERATOR DUAL 48SSOP - Bulk |
| 9248BF-81LF | 功能描述:时钟发生器及支持产品 RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| 9248BF-81LFT | 功能描述:时钟发生器及支持产品 RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| 9248DF-39LF | 功能描述:时钟发生器及支持产品 RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| 9248DF-39LFT | 功能描述:时钟发生器及支持产品 RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
发布紧急采购，3分钟左右您将得到回复。