- 您现在的位置：买卖IC网 > PDF目录25566 > 9FG830AGLF (INTEGRATED DEVICE TECHNOLOGY INC) 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 PDF资料下载
参数资料
| 型号： | 9FG830AGLF |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 封装： | 6.10 MM, 0.50 MM PITCH, ROHS COMPLIANT, MO-153, TSSOP-48 |
| 文件页数： | 4/19页 |
| 文件大小： | 219K |
| 代理商： | 9FG830AGLF |
IDT Eight Output Differential Frequency Generator for PCIe Gen3 and QPI
1680C—08/26/10
9FG830
Eight Output Differential Frequency Generator for PCIe Gen3 and QPI
12
General SMBus serial interface information for the 9FG830
How to Write:
Controller (host) sends a start bit.
Controller (host) sends the write address DC
(H)
IDT clock will acknowledge
Controller (host) sends the begining byte location = N
IDT clock will acknowledge
Controller (host) sends the data byte count = X
IDT clock will acknowledge
Controller (host) starts sending Byte N through
Byte N + X -1
(see Note 2)
IDT clock will acknowledge each byte one at a time
Controller (host) sends a Stop bit
How to Read:
Controller (host) will send start bit.
Controller (host) sends the write address DC
(H)
IDT clock will acknowledge
Controller (host) sends the begining byte
location = N
IDT clock will acknowledge
Controller (host) will send a separate start bit.
Controller (host) sends the read address DD
(H)
IDT clock will acknowledge
IDT clock will send the data byte count = X
IDT clock sends Byte N + X -1
IDT clock sends Byte 0 through byte X (if X
(H)
was written to byte 8).
Controller (host) will need to acknowledge each byte
Controllor (host) will send a not acknowledge bit
Controller (host) will send a stop bit
IDT (Sla ve /Re ce ive r)
T
W R
ACK
P
stoP bit
X
B
y
te
Index Block Write Operation
S lave Address DC(H)
B eginning Byte = N
W Rite
starT bit
Controlle r (Host)
Byte N + X - 1
Data Byte Count = X
B eginning Byte N
T
starT bit
W R
W Rite
RT
Repeat starT
RD
ReaD
Beginning B yte N
Byte N + X - 1
N
Not acknowledge
P
stoP bit
S lave Address DD(H)
Index Block Read Operation
S lave Address DC(H)
B eginning Byte = N
ACK
Data Byte Count = X
ACK
IDT (Sla ve /Re ce ive r)
Controlle r (Host)
X
B
y
te
ACK
相关PDF资料 |
PDF描述 |
|---|---|
| 9FGP202AKLFT | 33.33 MHz, OTHER CLOCK GENERATOR, PQCC40 |
| 9G100 | ACTIVE DELAY LINE, TRUE OUTPUT, CDIP4 |
| 9G125S | ACTIVE DELAY LINE, TRUE OUTPUT, CDIP4 |
| 9G125 | ACTIVE DELAY LINE, TRUE OUTPUT, CDIP4 |
| 9G150 | ACTIVE DELAY LINE, TRUE OUTPUT, CDIP4 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 9FG830AGLFT | 功能描述:时钟发生器及支持产品 PCIE SYNTHESIZER - GEN3, 8 OUTPUT RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| 9FG831AFILF | 功能描述:时钟合成器/抖动清除器 PCIE SYNTHESIZER - GEN3, 8 OUTPUT RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| 9FG831AFILFT | 功能描述:时钟合成器/抖动清除器 PCIE SYNTHESIZER - GEN3, 8 OUTPUT RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| 9FG831AFLF | 功能描述:时钟合成器/抖动清除器 PCIE SYNTHESIZER - GEN3, 8 OUTPUT RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| 9FG831AFLFT | 功能描述:时钟合成器/抖动清除器 PCIE SYNTHESIZER - GEN3, 8 OUTPUT RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。