参数资料
型号: 9LPRS480YKLFT
厂商: INTEGRATED DEVICE TECHNOLOGY INC
元件分类: 时钟产生/分配
英文描述: PROC SPECIFIC CLOCK GENERATOR, PQCC64
封装: ROHS COMPLIANT, PLASTIC, MLF-64
文件页数: 11/25页
文件大小: 249K
代理商: 9LPRS480YKLFT
19
Integrated
Circuit
Systems, Inc.
ICS9LPRS480
1391D—02/02/09
SMBus Table: Byte Count Register
Byte
8
Name
Control Function
Type
0
1
Default
Bit 7
0
Bit 6
0
Bit 5
BC5
Byte Count bit 5 (MSB)
RW
0
Bit 4
BC4
Byte Count bit 4
RW
0
Bit 3
BC3
Byte Count bit 3
RW
1
Bit 2
BC2
Byte Count bit 2
RW
1
Bit 1
BC1
Byte Count bit 1
RW
1
Bit 0
BC0
Byte Count bit 0 (LSB)
RW
1
SMBus Table: WatchDog Timer Control Register
Byte
9
Name
Control Function
Type
0
1
Default
Bit 7
HWD_EN
Watchdog Hard Alarm
Enable
RW
Disable and Reload
Hartd Alarm Timer, Clear
WD Hard status bit.
Enable Timer
0
Bit 6
SWD_EN
Watchdog Soft Alarm Enable
RW
Disable
Enable
0
Bit 5
WD Hard Status
WD Hard Alarm Status
R
Normal
Alarm
X
Bit 4
WD Soft Status
WD Soft Alarm Status
R
Normal
Alarm
X
Bit 3
WDTCtrl
Watch Dog Alarm Time base
Control
RW
290ms Base
1160ms Base
0
Bit 2
HWD2
WD Hard Alarm Timer Bit 2
RW
1
Bit 1
HWD1
WD Hard Alarm Timer Bit 1
RW
1
Bit 0
HWD0
WD Hard Alarm Timer Bit 0
RW
1
SMBus Table: WD Timer Safe Frequency Control Register
Byte
10
Name
Control Function
Type
0
1
Default
Bit 7
SWD2
WD Soft Alarm Timer Bit 2
RW
1
Bit 6
SWD1
WD Soft Alarm Timer Bit 1
RW
1
Bit 5
SWD0
WD Soft Alarm Timer Bit 0
RW
1
Bit 4
WD SF4
RW
0
Bit 3
WD SF3
RW
0
Bit 2
WD SF2
RW
1
Bit 1
WD SF1
RW
1
Bit 0
WD SF0
RW
1
SMBus Table: CPU PLL Frequency Control Register
Byte
11
Name
Control Function
Type
0
1
Default
Bit 7
N Div2
N Divider Prog bit 2
RW
X
Bit 6
N Div1
N Divider Prog bit 1
RW
X
Bit 5
M Div5
RW
X
Bit 4
M Div4
RW
X
Bit 3
M Div3
RW
X
Bit 2
M Div2
RW
X
Bit 1
M Div1
RW
X
Bit 0
M Div0
RW
X
These bits represent the number of Watch Dog
Time Base Units that pass before the Watch
Alarm expires. Default is 7 X 290ms = 2s.
Watch Dog Safe Freq
Programming bits
The decimal representation of M and N Divider in
Byte 11 and 12 will configure the VCO frequency.
Default at power up = Byte 3 Rom table. VCO
Frequency = 14.318 x Ndiv(10:0)/Mdiv(5:0) .
M Divider Programming bits
These bits represent the number of Watch Dog
Time Base Units that pass before the Watch
Alarm expires. Default is 7 X 290ms = 2s.
Determines the number of bytes that are read
back from the device. Default is 0F hex.
These bits configure the safe frequency that the
device returns to if the Watchdog Timer expires.
The value show here corresponds to the power
up default of the device. See the various
Frequency Select Tables for the exact
frequencies.
Reserved
相关PDF资料
PDF描述
9LPRS501SKLFT SPECIALTY MICROPROCESSOR CIRCUIT, PQCC64
9LPRS501YKLFT SPECIALTY MICROPROCESSOR CIRCUIT, PQCC64
9LPRS502YFLFT SPECIALTY MICROPROCESSOR CIRCUIT, PDSO56
9LPRS502YGLFT SPECIALTY MICROPROCESSOR CIRCUIT, PDSO56
9LPRS502YKLFT SPECIALTY MICROPROCESSOR CIRCUIT, PQCC56
相关代理商/技术参数
参数描述
9LPRS483AGLF 制造商:Integrated Device Technology Inc 功能描述:IDT 9LPRS483AGLF GENERAL PURPOSE SEMICONDUCTORS - Rail/Tube 制造商:Integrated Device Technology Inc 功能描述:IDT 9LPRS483AGLF General Purpose Semiconductors
9LPRS485DGLF 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel
9LPRS485DGLFT 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel
9LPRS489CGLFT 制造商:Integrated Device Technology Inc 功能描述:IDT 9LPRS489CGLFT GENERAL PURPOSE SEMICONDUCTORS - Tape and Reel 制造商:Integrated Device Technology Inc 功能描述:IDT 9LPRS489CGLFT General Purpose Semiconductors
9LPRS501HGLF 制造商:Integrated Device Technology Inc 功能描述:PC CLOCK. TSSOP64 - Rail/Tube