参数资料
型号: A1425A-VQG100I
厂商: Microsemi SoC
文件页数: 14/90页
文件大小: 0K
描述: IC FPGA 2500 GATES 100-VQFP
产品变化通告: A1425A Family Discontinuation 23/Jan/2012
标准包装: 90
系列: ACT™ 3
LAB/CLB数: 310
输入/输出数: 83
门数: 2500
电源电压: 4.5 V ~ 5.5 V
安装类型: 表面贴装
工作温度: -40°C ~ 85°C
封装/外壳: 100-TQFP
供应商设备封装: 100-VQFP(14x14)
Accelerator Series FPGAs – ACT 3 Family
R e visio n 3
2 - 13
Equivalent capacitance is calculated by measuring ICC active at a specified frequency and voltage for
each circuit component of interest. Measurements have been made over a range of frequencies at a
fixed value of VCC. Equivalent capacitance is frequency independent so that the results may be used
over a wide range of operating conditions. Equivalent capacitance values are shown in Figure 2-10.
To calculate the active power dissipated from the complete design, the switching frequency of each part
of the logic must be known. EQ 5 shows a piece-wise linear summation over all components.
Power =VCC2 * [(m * CEQM * fm)modules + (n * CEQI * fn) inputs
+ (p * (CEQO+ CL) * fp)outputs
+ 0.5 * (q1 * CEQCR * fq1)routed_Clk1 + (r1 * fq1)routed_Clk1
+ 0.5 * (q2 * CEQCR * fq2)routed_Clk2
+ (r2 * fq2)routed_Clk2 + 0.5 * (s1 * CEQCD * fs1)dedicated_Clk
+ (s2 * CEQCI * fs2)IO_Clk]
EQ 5
Where:
m = Number of logic modules switching at fm
n = Number of input buffers switching at fn
p = Number of output buffers switching at fp
q1 = Number of clock loads on the first routed array clock
q2 = Number of clock loads on the second routed array clock
r1 = Fixed capacitance due to first routed array clock
r2 = Fixed capacitance due to second routed array clock
s1 = Fixed number of clock loads on the dedicated array clock
s2 = Fixed number of clock loads on the dedicated I/O clock
CEQM = Equivalent capacitance of logic modules in pF
CEQI = Equivalent capacitance of input buffers in pF
CEQO = Equivalent capacitance of output buffers in pF
CEQCR = Equivalent capacitance of routed array clock in pF
CEQCD = Equivalent capacitance of dedicated array clock in pF
CEQCI = Equivalent capacitance of dedicated I/O clock in pF
CL = Output lead capacitance in pF
fm = Average logic module switching rate in MHz
fn = Average input buffer switching rate in MHz
fp = Average output buffer switching rate in MHz
fq1 = Average first routed array clock rate in MHz
fq2 = Average second routed array clock rate in MHz
fs1 = Average dedicated array clock rate in MHz
fs2 = Average dedicated I/O clock rate in MHz
Table 2-10 CEQ Values for Microsemi FPGAs
Item
CEQ Value
Modules (CEQM)
6.7
Input Buffers (CEQI)7.2
Output Buffers (CEQO)
10.4
Routed Array Clock Buffer Loads (CEQCR)
1.6
Dedicated Clock Buffer Loads (CEQCD)
0.7
I/O Clock Buffer Loads (CEQCI)
0.9
相关PDF资料
PDF描述
A1425A-VQ100C IC FPGA 2500 GATES 100-VQFP
IDT71V416S12BEG8 IC SRAM 4MBIT 12NS 48FBGA
HMC65DRTS-S734 CONN EDGECARD 130PS DIP .100 SLD
HMC65DRES-S734 CONN EDGECARD 130PS .100 EYELET
AMC36DRXI-S734 CONN EDGECARD 72POS DIP .100 SLD
相关代理商/技术参数
参数描述
A1425LK 功能描述:IC SENSOR HALL EFFECT AC 4-SIP RoHS:否 类别:传感器,转换器 >> 磁性 - 霍尔效应,数字式开关,线性,罗盘 (IC) 系列:- 标准包装:1 系列:- 传感范围:20mT ~ 80mT 类型:旋转 电源电压:4.5 V ~ 5.5 V 电流 - 电源:15mA 电流 - 输出(最大):- 输出类型:数字式,PWM,8.5 位串行 特点:可编程 工作温度:-40°C ~ 150°C 封装/外壳:20-SSOP(0.209",5.30mm 宽) 供应商设备封装:20-SSOP 包装:Digi-Reel® 其它名称:AS5132-HSST-500DKR
A1425LK-T 功能描述:IC SENSOR HALL EFFECT AC 4-SIP RoHS:是 类别:传感器,转换器 >> 磁性 - 霍尔效应,数字式开关,线性,罗盘 (IC) 系列:- 标准包装:1 系列:- 传感范围:20mT ~ 80mT 类型:旋转 电源电压:4.5 V ~ 5.5 V 电流 - 电源:15mA 电流 - 输出(最大):- 输出类型:数字式,PWM,8.5 位串行 特点:可编程 工作温度:-40°C ~ 150°C 封装/外壳:20-SSOP(0.209",5.30mm 宽) 供应商设备封装:20-SSOP 包装:Digi-Reel® 其它名称:AS5132-HSST-500DKR
A1425-PQ160C 制造商:Microsemi SOC Products Group 功能描述:
A1428AG1 制造商:DBLECTRO 制造商全称:DB Lectro Inc 功能描述:DIP PLUG PITCH:2.54mm
A1428AG2 制造商:DBLECTRO 制造商全称:DB Lectro Inc 功能描述:DIP PLUG PITCH:2.54mm