- 您现在的位置：买卖IC网 > PDF目录364573 > A28F400BR-T 4-MBIT (256K X 16. 512K X 8) SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY PDF资料下载
参数资料
| 型号： | A28F400BR-T |
| 英文描述： | 4-MBIT (256K X 16. 512K X 8) SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| 中文描述： | 4兆位（256 × 16。为512k × 8）SmartVoltage启动块闪存系列 |
| 文件页数： | 22/36页 |
| 文件大小： | 457K |
| 代理商： | A28F400BR-T |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
A28F400BR-T/B
22
ADVANCE INFORMATION
3.6
Power-Up Operation
The device is designed to offer protection against
accidental block erasure or programming during
power transitions. Upon power-up, the device is
indifferent as to which power supply, V
PP
or V
CC
,
powers-up first. Power supply sequencing is not
required.
A system designer must guard against spurious
programming for V
CC
voltages above V
LKO
when
V
PP
is active. Since both WE# and CE# must be
low for a command write, driving either signal to V
IH
will
inhibit writes to the device. The CUI architecture
provides an added level of protection since
alteration of memory contents can only occur after
successful completion of the two-step command
sequences. Finally, the device is disabled until RP#
is brought to V
IH
, regardless of the state of its
control inputs. By holding the device in reset (RP#
connected to system PowerGood) during power
up/down, invalid bus conditions that may occur can
be masked. This feature provides yet another level
of memory protection.
3.6.1
RP# CONNECTED TO SYSTEM
RESET
The use of RP# during system reset is important
with automated program/erase devices. When the
system comes out of reset it expects to read from
the flash memory. Automated flash memories
provide status information when accessed during
program/erase modes. If a CPU reset occurs with
no flash memory reset, proper CPU initialization
would not occur because the flash memory would
be providing the status information instead of array
data. Intel’s Flash memories allow proper CPU
initialization following a system reset through the
use of the RP# input. In this application, RP# is
controlled by the same RESET# signal that resets
the system CPU.
3.7
Power Supply Decoupling
Flash memory’s power switching characteristics
require careful device decoupling methods. System
designers should consider three supply current
issues:
1.
2.
3.
Standby current levels (I
CCS
)
Active current levels (I
CCR
)
Transient peaks produced by falling and rising
edges of CE#.
Transient current magnitudes depend on the device
outputs’ capacitive and inductive loading. Two-line
control and proper decoupling capacitor selection
will suppress these transient voltage peaks. Each
flash device should have a 0.1 μF ceramic
capacitor connected between each V
CC
and GND,
and between its V
PP
and GND. These high-
frequency, inherently low-inductance capacitors
should be placed as close as possible to the
package leads.
3.7.1
V
TRACE ON PRINTED CIRCUIT
BOARDS
Writing to flash memories while they reside in the
target system, requires special consideration of the
V
PP
power supply trace by the printed circuit board
designer. The V
PP
pin supplies the flash memory
cells current for programming and erasing. One
should use similar trace widths and layout
considerations given to the V
CC
power supply trace.
Adequate V
PP
supply traces, and decoupling
capacitors placed adjacent to the component, will
decrease spikes and overshoots.
3.7.2
V
CC
, V
PP
AND RP# TRANSITIONS
The CUI latches commands as issued by
system
software and is not altered by V
PP
or CE#
transitions or WSM actions. Its default state upon
power-up, after exit from deep power-down mode,
or after V
CC
transitions above V
LKO
(Lockout
voltage), is read array mode.
After any word/byte program or block erase
operation is complete, and even after V
PP
transitions down to V
PPLK
, the CUI must be reset to
read array mode via the Read Array command
when accesses to the flash memory are desired.
相关PDF资料 |
PDF描述 |
|---|---|
| A28F400BX-B | 4-MBIT (256K x16. 512K x8) BOOT BLOCK FLASH MEMORY FAMILY |
| A28F400BR-TB | Toggle Switch; Circuitry:DPDT; Switch Operation:On-On; Contact Current Max:6A; Actuator Style:Bat; Switch Terminals:Through Hole; Current Rating:3A; Leaded Process Compatible:Yes; Mounting Type:PCB; Features:Standard Actuator RoHS Compliant: Yes |
| A28F400BX-T | 4-MBIT 256K x16, 512K x8 BOOT BLOCK FLASH MEMORY FAMILY |
| A29-1 | 10 TO 1500 MHz CASCADABLE AMPLIFIER |
| A290011SERIES | 128K X 8 Bit CMOS 5.0 Volt-only. Boot Sector Flash Memory |
相关代理商/技术参数 |
参数描述 |
|---|---|
| A28F400BR-T/B | 制造商:未知厂家 制造商全称:未知厂家 功能描述:A28F400BR-T/B |
| A28F400BR-TB | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:4-MBIT (256K X 16, 512K X 8) SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| A28F400BX-B | 制造商:未知厂家 制造商全称:未知厂家 功能描述:4-MBIT (256K x16. 512K x8) BOOT BLOCK FLASH MEMORY FAMILY |
| A28F400BX-T | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:4-MBIT 256K x16, 512K x8 BOOT BLOCK FLASH MEMORY FAMILY |
| A28F400BX-T/B | 制造商:未知厂家 制造商全称:未知厂家 功能描述:A28F400BX-T/B |
发布紧急采购，3分钟左右您将得到回复。