- 您现在的位置：买卖IC网 > PDF目录364573 > A29001SERIES 128K X 8 Bit CMOS 5.0 Volt-only. Boot Sector Flash Memory PDF资料下载
参数资料
| 型号： | A29001SERIES |
| 英文描述： | 128K X 8 Bit CMOS 5.0 Volt-only. Boot Sector Flash Memory |
| 中文描述： | 128K的× 8位CMOS 5.0伏特只。引导扇区闪存 |
| 文件页数： | 13/32页 |
| 文件大小： | 316K |
| 代理商： | A29001SERIES |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
A29001/A290011 Series
PRELIMINARY (December, 2002, Version 0.4)
13
AMIC Technology, Corp.
I/O
6
: Toggle Bit I
Toggle Bit I on I/O
6
indicates whether an Embedded
Program or Erase algorithm is in progress or complete, or
whether the device has entered the Erase Suspend mode.
Toggle Bit I may be read at any address, and is valid after
the rising edge of the final
WE
pulse in the command
sequence (prior to the program or erase operation), and
during the sector erase time-out.
During an Embedded Program or Erase algorithm
operation, successive read cycles to any address cause
I/O
6
to toggle. (The system may use either
OE
or
CE
to
control the read cycles.) When the operation is complete,
I/O
6
stops toggling.
After an erase command sequence is written, if all sectors
selected for erasing are protected, I/O
6
toggles for
approximately 100
μ
s, then returns to reading array data. If
not all selected sectors are protected, the Embedded
Erase algorithm erases the unprotected sectors, and
ignores the selected sectors that are protected.
The system can use I/O
6
and I/O
2
together to determine
whether a sector is actively erasing or is erase-suspended.
When the device is actively erasing (that is, the Embedded
Erase algorithm is in progress), I/O
6
toggles. When the
device enters the Erase Suspend mode, I/O
6
stops
toggling. However, the system must also use I/O
2
to
determine which sectors are erasing or erase-suspended.
Alternatively, the system can use I/O
7
(see the subsection
on " I/O
7
:
Data
Polling").
If a program address falls within a protected sector, I/O
6
toggles for approximately 2
μ
s after the program command
sequence is written, then returns to reading array data.
I/O
6
also toggles during the erase-suspend-program mode,
and stops toggling once the Embedded Program algorithm
is complete.
The Write Operation Status table shows the outputs for
Toggle Bit I on I/O
6
. Refer to Figure 5 for the toggle bit
algorithm, and to the Toggle Bit Timings figure in the "AC
Characteristics" section for the timing diagram. The I/O
2
vs.
I/O
6
figure shows the differences between I/O
2
and I/O
6
in
graphical form. See also the subsection on " I/O
2
: Toggle
Bit II".
I/O
2
: Toggle Bit II
The "Toggle Bit II" on I/O
2
, when used with I/O
6
, indicates
whether a particular sector is actively erasing (that is, the
Embedded Erase algorithm is in progress), or whether that
sector is erase-suspended. Toggle Bit II is valid after the
rising edge of the final
WE
pulse in the command
sequence.
I/O
2
toggles when the system reads at addresses within
those sectors that have been selected for erasure. (The
system may use either
OE
or
CE
to control the read
cycles.) But I/O
2
cannot distinguish whether the sector is
actively erasing or is erase-suspended. I/O
6
, by
comparison, indicates whether the device is actively
erasing, or is in Erase Suspend, but cannot distinguish
which sectors are selected for erasure. Thus, both status
bits are required for sector and mode information. Refer to
Table 6 to compare outputs for I/O
2
and I/O
6
.
Figure 5 shows the toggle bit algorithm in flowchart form,
and the section " I/O
2
: Toggle Bit II" explains the algorithm.
See also the " I/O
6
: Toggle Bit I" subsection. Refer to the
Toggle Bit Timings figure for the toggle bit timing diagram.
The I/O
2
vs. I/O
6
figure shows the differences between I/O
2
and I/O
6
in graphical form.
Reading Toggle Bits I/O
6
, I/O
2
Refer to Figure 5 for the following discussion. Whenever
the system initially begins reading toggle bit status, it must
read I/O
7
- I/O
0
at least twice in a row to determine whether
a toggle bit is toggling. Typically, a system would note and
store the value of the toggle bit after the first read. After the
second read, the system would compare the new value of
the toggle bit with the first. If the toggle bit is not toggling,
the device has completed the program or erase operation.
The system can read array data on I/O
7
- I/O
0
on the
following read cycle.
However, if after the initial two read cycles, the system
determines that the toggle bit is still toggling, the system
also should note whether the value of I/O
5
is high (see the
section on I/O
5
). If it is, the system should then determine
again whether the toggle bit is toggling, since the toggle bit
may have stopped toggling just as I/O
5
went high. If the
toggle bit is no longer toggling, the device has successfully
completed the program or erase operation. If it is still
toggling, the device did not complete the operation
successfully, and the system must write the reset
command to return to reading array data.
The remaining scenario is that the system initially
determines that the toggle bit is toggling and I/O
5
has not
gone high. The system may continue to monitor the toggle
bit and I/O
5
through successive read cycles, determining
the status as described in the previous paragraph.
Alternatively, it may choose to perform other system tasks.
In this case, the system must start at the beginning of the
algorithm when it returns to determine the status of the
operation (top of Figure 5).
I/O
5
: Exceeded Timing Limits
I/O
5
indicates whether the program or erase time has
exceeded a specified internal pulse count limit. Under
these conditions I/O
5
produces a "1." This is a failure
condition that indicates the program or erase cycle was not
successfully completed.
The I/O
5
failure condition may appear if the system tries to
program a "1 "to a location that is previously programmed
to "0." Only an erase operation can change a "0" back to a
"1." Under this condition, the device halts the operation,
and when the operation has exceeded the timing limits,
I/O
5
produces a "1."
Under both these conditions, the system must issue the
reset command to return the device to reading array data.
相关PDF资料 |
PDF描述 |
|---|---|
| A290021SERIES | 256K X 8 Bit CMOS 5.0 Volt-only. Boot Sector Flash Memory |
| A29002SERIES | 256K X 8 Bit CMOS 5.0 Volt-only. Boot Sector Flash Memory |
| A29010SERIES | 128K X 8 Bit CMOS 5.0 Volt-only. Uniform Sector Flash Memory |
| A29040ASERIES | 512K X 8 Bit CMOS 5.0 Volt-only. Uniform Sector Flash Memory |
| A29040P-70 | IC-4M FLASH |
相关代理商/技术参数 |
参数描述 |
|---|---|
| A29001T-55 | 制造商:AMICC 制造商全称:AMIC Technology 功能描述:128K X 8 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory |
| A29001T-55F | 制造商:AMICC 制造商全称:AMIC Technology 功能描述:128K X 8 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory |
| A29001T-70 | 制造商:AMICC 制造商全称:AMIC Technology 功能描述:128K X 8 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory |
| A29001T-70F | 制造商:AMICC 制造商全称:AMIC Technology 功能描述:128K X 8 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory |
| A29001T-90 | 制造商:AMICC 制造商全称:AMIC Technology 功能描述:128K X 8 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory |
发布紧急采购，3分钟左右您将得到回复。