参数资料
型号: A3946KLBTR-T
厂商: Allegro Microsystems Inc
文件页数: 6/14页
文件大小: 0K
描述: IC CTLR MOSFET 16-SOIC
标准包装: 1
应用: DC 电机控制器,无刷(BLDC),3 相
输出数: 1
电源电压: 7 V ~ 60 V
工作温度: -40°C ~ 135°C
安装类型: 表面贴装
封装/外壳: 16-SOIC(0.295",7.50mm 宽)
供应商设备封装: 16-SOIC W
包装: 标准包装
其它名称: 620-1294-6
A3946
Half-Bridge Power MOSFET Controller
Functional Description
VREG. A 13 V output from the on-chip charge pump, used
to power the low-side gate drive circuit directly, provides the
current to charge the bootstrap capacitors for the high-side gate
drive.
The VREG capacitor, C REG , must supply the instantaneous cur-
rent to the gate of the low-side MOSFET. A 10 μ F, 25 V capaci-
tor should be adequate. This capacitor can be either electrolytic
or ceramic (X7R).
Diagnostics and Protection . The fault output pin,
~FAULT, goes low (i.e., FAULT = 1) when the RESET line is
high and any of the following conditions are present:
? Undervoltage on VREG (UVREG). Note that the outputs
become active as soon as VREG comes out of undervoltage,
even though the ~FAULT pin is latched until reset.
? Undervoltage on VREF (UVREF). Note that this condition
does NOT latch a fault.
? A junction temperature > 170°C (OVERTEMP). This condi-
tion sets a latched fault.
? An undervoltage on the stored charge of the BOOT capacitor
(UVBOOT). This condition does NOT set a latched fault.
An overtemperature event signals a latched fault, but does not
disable any output drivers, regulators, or logic inputs. The user
must turn off the A3946 (e.g., force the RESET line low) to
prevent damage.
The power FETs are protected from inadequate gate drive
voltage by undervoltage detectors. Either of the regulator
undervoltage faults (UVREG or UVREF) disable both output
drivers until both voltages have been restored. The high-side
driver is also disabled during a UVBOOT fault condition.
Under many operating conditions, both the high-side (GH)
and low-side (GL) drivers may be off, allowing the BOOT
capacitor to discharge (or never become charged) and create a
UVBOOT fault condition, which in turn inhibits the high-side
driver and creates a FAULT = 1. This fault is NOT latched. To
remove this fault, momentarily turn on GL to charge the BOOT
capacitor.
Latched faults may be cleared by a low pulse, 1 to 10 μ s
wide, on the RESET line. Throughout that pulse (despite a
possible UVBOOT), FAULT = 0; also the fault latch is cleared
immediately, and remains cleared. If the power is restored
(no UVREG or UVREF), and if no OVERTEMP fault exists,
then the latched fault remains cleared when the RESET line
returns to high. However, FAULT = 1 may still occur because a
UVBOOT fault condition may still exist.
Charge Pump . The A3946 is designed to accommodate a
wide range of power supply voltages. The charge pump output,
VREG, is regulated to 13 V nominal.
In all modes, this regulator is current-limited. When V BB < 8 V,
the charge pump operates as a voltage doubler. When 8 V <
V BB < 15 V, the charge pump operates as a voltage doubler/
PWM, current-controlled, voltage regulator. When V BB >15 V,
the charge pump operates as a PWM, current-controlled, volt-
age regulator. Ef ? ciency shifts, from 80% at V BB = 7 V, to 20%
at V BB = 50 V.
CAUTION. Although simple paralleling of VREG supplies
from several A3946s may appear to work correctly, such a
con ? guration is NOT recommended. There is no assurance that
one of the regulators will not dominate, taking on all of the load
and back-biasing the other regulators. (For example, this could
occur if a particular regulator has an internal reference voltage
that is higher that those of the other regulators, which would
force it to regulate at the highest voltage.)
Sleep Mode/Power Up . In Sleep Mode, all circuits are
disabled in order to draw minimum current from VBB. When
powering up and leaving Sleep Mode (the RESET line is high),
the gate drive outputs stay disabled and a fault remains asserted
until VREF and VREG pass their undervoltage thresholds.
When powering up, before starting the ? rst bootstrap charge
cycle, wait until t = C REG ? 4 (where C REG is in μ F, and t is in ns)
to allow the charge pump to stabilize.
When powered-up (not in Sleep Mode), if the RESET line is
low for > 10 μ s, the A3946 may start to enter Sleep Mode (V REF
< 4 V). In that case, ~FAULT = 1 as long as the RESET line
remains low.
If the RESET line is open, the A3946 should go into Sleep
Mode. However, to ensure that this occurs, the RESET line
must be grounded.
Allegro MicroSystems, LLC
115 Northeast Cutoff
Worcester, Massachusetts 01615-0036 U.S.A.
1.508.853.5000; www.allegromicro.com
6
相关PDF资料
PDF描述
A3949SLPTR-T IC MOTOR DRVR PWM FULL 16TSSOP
A3950SLP-T IC MOTOR DRIVER PWM FULL 16-TSSO
A3953SLBTR-T IC MOTOR DRIVER PWM FULL 16-SOIC
A3955SLBTR-T IC MOTOR DRIVER PWM FULL 16-SOIC
A3959SLP-T IC MOTOR DRIVER PWM FULL 28TSSOP
相关代理商/技术参数
参数描述
A3946KLP 功能描述:IC CTRLR MOSFET 16-TSSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 电机和风扇控制器,驱动器 系列:- 标准包装:1 系列:- 应用:直流电机驱动器,步进电机驱动器 评估套件:- 输出数:1 或 2 电流 - 输出:750mA 电压 - 负载:10 V ~ 40 V 电源电压:4.5 V ~ 5.5 V 工作温度:-20°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-BFSOP(0.295",7.50mm 宽) 供应商设备封装:24-SOP 包装:Digi-Reel® 其它名称:MTS62C19A-HS105DKR
A3946KLP-T 功能描述:IC MOSFET CONTROLLER 16-TSSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 电机和风扇控制器,驱动器 系列:- 标准包装:1 系列:- 应用:直流电机驱动器,步进电机驱动器 评估套件:- 输出数:1 或 2 电流 - 输出:750mA 电压 - 负载:10 V ~ 40 V 电源电压:4.5 V ~ 5.5 V 工作温度:-20°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-BFSOP(0.295",7.50mm 宽) 供应商设备封装:24-SOP 包装:Digi-Reel® 其它名称:MTS62C19A-HS105DKR
A3946KLPTR 功能描述:IC CTRLR MOSFET 16-TSSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 电机和风扇控制器,驱动器 系列:- 标准包装:1 系列:- 应用:直流电机驱动器,步进电机驱动器 评估套件:- 输出数:1 或 2 电流 - 输出:750mA 电压 - 负载:10 V ~ 40 V 电源电压:4.5 V ~ 5.5 V 工作温度:-20°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-BFSOP(0.295",7.50mm 宽) 供应商设备封装:24-SOP 包装:Digi-Reel® 其它名称:MTS62C19A-HS105DKR
A3946KLPTR-T 功能描述:IC CTLR MOSFET 16-TSSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 电机和风扇控制器,驱动器 系列:- 产品变化通告:ATA683(3,4)PLQW Obsolescence 09/Aug/2012 标准包装:1 系列:- 应用:DC 电机控制器,无刷(BLDC),3 相 评估套件:可供 输出数:1 电流 - 输出:100mA 电压 - 负载:5.25 V ~ 20 V 电源电压:5.25 V ~ 20 V 工作温度:-40°C ~ 150°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-VQFN(7x7) 包装:剪切带 (CT) 其它名称:ATA6833-PLQWCT
A394-75 制造商:Seastrom Mfg 功能描述: