- 您现在的位置：买卖IC网 > PDF目录1773 > A4982SLPTR-T (Allegro Microsystems Inc)IC DRIVER MICROSTEPPING 24-TSSOP PDF资料下载
参数资料
| 型号： | A4982SLPTR-T |
| 厂商： | Allegro Microsystems Inc |
| 文件页数： | 9/20页 |
| 文件大小： | 0K |
| 描述： | IC DRIVER MICROSTEPPING 24-TSSOP |
| 特色产品： | A498x Motor Driver Family |
| 标准包装： | 1 |
| 应用： | 步进电机驱动器 |
| 输出数： | 2 |
| 电流 - 输出： | 2A |
| 电压 - 负载： | 8 V ~ 35 V |
| 电源电压： | 3 V ~ 5.5 V |
| 工作温度： | -20°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-TSSOP（0.173"，4.40mm）裸露焊盘 |
| 供应商设备封装： | 24-TSSOP 裸露焊盘 |
| 包装： | 标准包装 |
| 其它名称： | 620-1352-6 |
A4982
DMOS Microstepping Driver with Translator
And Overcurrent Protection
The DAC output reduces the V REF output to the current sense
comparator in precise steps, such that
overcurrent condition that exists. This causes the driver to go into
a fixed off-time cycle. After the fixed off-time expires the driver
I trip = (%I TripMAX / 100)
× I TripMAX
turns on again and the process repeats. In this condition the driver
is completely protected against overcurrent events, but the short
(See table 2 for %I TripMAX at each step.)
It is critical that the maximum rating (0.5 V) on the SENSE1 and
SENSE2 pins is not exceeded.
Fixed Off-Time. The internal PWM current control circuitry
uses a one-shot circuit to control the duration of time that the
DMOS FETs remain off. The off-time, t OFF , is determined by the
ROSC terminal. The ROSC terminal has three settings:
? ROSC tied to VDD — off-time internally set to 30 μ s, decay
mode is automatic Mixed decay except when in full step where
decay mode is set to Slow decay
? ROSC tied directly to ground — off-time internally set to
30 μ s, current decay is set to Mixed decay for both increasing
and decreasing currents, except in full step where decay mode
is set to Slow decay. (See Low Current Microstepping section.)
? ROSC through a resistor to ground — off-time is determined
by the following formula , the decay mode is automatic Mixed
decay for all step modes.
t OFF ≈ R OSC ? 825
Where t OFF is in μ s.
Blanking. This function blanks the output of the current sense
comparators when the outputs are switched by the internal current
control circuitry. The comparator outputs are blanked to prevent
false overcurrent detection due to reverse recovery currents of the
clamp diodes, and switching transients related to the capacitance
of the load. The blank time, t BLANK ( μ s), is approximately
t BLANK ≈ 1 μ s
Shorted-Load and Short-to-Ground Protection.
If the motor leads are shorted together, or if one of the leads is
shorted to ground, the driver will protect itself by sensing the
overcurrent event and disabling the driver that is shorted, protect-
ing the device from damage. In the case of a short-to-ground, the
device will remain disabled (latched) until the Sˉ ˉLˉ ˉEˉ ˉEˉ ˉP input goes
high or VDD power is removed. A short-to-ground overcurrent
event is shown in figure 4.
When the two outputs are shorted together, the current path is
is repetitive with a period equal to the fixed off-time of the driver.
This condition is shown in figure 5.
If the driver is operating in Mixed decay mode, it is normal for
the positive current to spike, due to the bridge going in the for-
ward direction and then in the negative direction, as a result of the
direction change implemented by the Mixed decay feature. This
is shown in figure 6. In both instances the overcurrent circuitry is
protecting the driver and prevents damage to the device.
Charge Pump (CP1 and CP2). The charge pump is used to
generate a gate supply greater than that of VBB for driving the
source-side FET gates. A 0.1 μ F ceramic capacitor, should be
connected between CP1 and CP2. In addition, a 0.1 μ F ceramic
capacitor is required between VCP and VBB, to act as a reservoir
for operating the high-side FET gates.
Capacitor values should be Class 2 dielectric ±15% maximum,
or tolerance R, according to EIA (Electronic Industries Alliance)
specifications.
V REG (VREG) . This internally-generated voltage is used to
operate the sink-side FET outputs. The nominal output voltage
of the VREG terminal is 7 V. The VREG pin must be decoupled
with a 0.22 μ F ceramic capacitor to ground. V REG is internally
monitored. In the case of a fault condition, the FET outputs of the
A4982 are disabled.
Capacitor values should be Class 2 dielectric ±15% maximum,
or tolerance R, according to EIA (Electronic Industries Alliance)
specifications.
Enable Input ( ˉEˉ ˉNˉ ˉAˉ ˉBˉ ˉLˉ ˉEˉ ) . This input turns on or off all of the
FET outputs. When set to a logic high, the outputs are disabled.
When set to a logic low, the internal control enables the outputs as
required. The translator inputs STEP, DIR, MS1, and MS2, as well
as the internal sequencing logic, all remain active, independent of
the ˉEˉ ˉNˉ ˉAˉ ˉBˉ ˉLˉ ˉEˉ input state.
Shutdown. In the event of a fault, overtemperature (excess T J )
or an undervoltage (on VCP), the FET outputs of the A4982 are
disabled until the fault condition is removed. At power-on, the
through the sense resistor. After the blanking time ( ≈ 1 μ s) expires, UVLO (undervoltage lockout) circuit disables the FET outputs
the sense resistor voltage is exceeding its trip value, due to the and resets the translator to the Home state.
Allegro MicroSystems, LLC
115 Northeast Cutoff
Worcester, Massachusetts 01615-0036 U.S.A.
1.508.853.5000; www.allegromicro.com
9
相关PDF资料 |
PDF描述 |
|---|---|
| A4983SETTR-T | IC MOTOR DRIVER MICROSTEP 28-QFN |
| A4984SLPTR-T | IC STEPPER MOTOR DRIVER 24TSSOP |
| A4985SETTR-T | IC STEPPER MOTOR DRIVER 32QFN |
| A4986SLPTR-T | IC PWM MOTOR DRIVER 24TSSOP |
| A4987SLPTR-T | IC STEPPER MOTOR DRIVER 24TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| A4983 | 制造商:ALLEGRO 制造商全称:Allegro MicroSystems 功能描述:DMOS Microstepping Driver with Translator |
| A4983SET-T | 制造商:ALLEGRO 制造商全称:Allegro MicroSystems 功能描述:DMOS Microstepping Driver with Translator |
| A4983SETTR-T | 功能描述:IC MOTOR DRIVER MICROSTEP 28-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 电机和风扇控制器，驱动器 系列:- 标准包装:1 系列:- 应用:步进电机驱动器，1-2 相，2 相 评估套件:- 输出数:1 电流 - 输出:800mA 电压 - 负载:10 V ~ 28 V 电源电压:4.75 V ~ 5.25 V 工作温度:-20°C ~ 90°C 安装类型:表面贴装 封装/外壳:28-SOP + 2 翼片裸露焊盘 供应商设备封装:28-HSOPHC（15.2x7.9） 包装:剪切带 (CT) 其它名称:869-1268-1 |
| A4984 | 制造商:ALLEGRO 制造商全称:Allegro MicroSystems 功能描述:DMOS Microstepping Driver with Translator And Overcurrent Protection |
| A4984_12 | 制造商:ALLEGRO 制造商全称:Allegro MicroSystems 功能描述:DMOS Microstepping Driver with Translator And Overcurrent Protection |
发布紧急采购，3分钟左右您将得到回复。