- 您现在的位置：买卖IC网 > PDF目录378264 > A80960HD32SL2GG (INTEL CORP) 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor PDF资料下载
参数资料
| 型号： | A80960HD32SL2GG |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor |
| 中文描述： | 32-BIT, 32 MHz, RISC PROCESSOR, CPGA168 |
| 封装： | CERAMIC, PGA-168 |
| 文件页数： | 17/102页 |
| 文件大小： | 828K |
| 代理商： | A80960HD32SL2GG |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页
80960HA/HD/HT
Advance Information
Datasheet
11
CLKIN
I
CLOCK INPUT
provides the time base for the 80960Hx. All internal circuitry is
synchronized to CLKIN. All input and output timings are specified relative to
CLKIN.
For the 80960HD, the 2x internal clock is derived by multiplying the CLKIN
frequency by 2. For the 80960HT, the 3x internal clock is derived by multiplying
the CLKIN frequency by 3.
RESET
I
A(L)
RESET
forces the device into reset. RESET causes all external and internal
signals to return to their reset state (if defined). The rising edge of RESET starts
the processor boot sequence.
STEST
I
S(L)
SELF TEST
, when asserted during the rising edge of RESET, causes the
processor to execute its built in self-test.
FAIL
O
H(Q)
B(Q)
R(0)
FAIL
indicates a failure of the processor’s built-in self-test performed during
initialization. FAIL is asserted immediately out of reset and toggles during self-test
to indicate the status of individual tests. If self-test passes, FAIL is de-asserted
and the processor branches to the user’s initialization code. When self-test fails,
the FAIL pin asserts and the processor ceases execution.
ONCE
I
ON-CIRCUIT EMULATION
control: the processor samples this pin during reset. If
it is asserted low at the end of reset, the processor enters ONCE mode. In ONCE
mode, the processor stops all clocks and floats all output pins except the TDO pin.
ONCE uses an internal pull-up resistor; see R
definition in
Table 21 “80960Hx
DC Characteristics” on page 32
. Pull this pin high when not in use.
TCK
I
TEST CLOCK
provides the clocking function for IEEE 1149.1 Boundary Scan
testing.
TDI
I
TEST DATA INPUT
is the serial input pin for IEEE 1149.1 Boundary Scan testing.
TDI uses an internal pull-up resistor; see R
PU
definition in
Table 21 “80960Hx DC
Characteristics” on page 32
.
TDO
O
TEST DATA OUTPUT
is the serial output pin for IEEE 1149.1 Boundary Scan
testing. ONCE does not disable this pin.
TRST
I
TEST RESET
asynchronously resets the Test Access Port (TAP) controller. TRST
must be held low at least 10,000 clock cycles after power-up. One method is to
provide TRST with a separate power-on-reset circuit. TRST includes an internal
pull-up resistor; see R
definition in
Table 21 “80960Hx DC Characteristics” on
page 32
. Pull this pin low when not in use.
TMS
I
TEST MODE SELECT
is sampled at the rising edge of TCK. TCK controls the
sequence of TAP controller state changes for IEEE 1149.1 Boundary Scan
testing. TMS uses an internal pull-up resistor; see R
PU
definition in
Table 21
“80960Hx DC Characteristics” on page 32
.
VCC5
I
5 V REFERENCE VOLTAGE
input is the reference voltage for the 5 V-tolerant I/O
buffers. Connect this signal to +5 V for use with inputs which exceed 3.3 V. When
all inputs are from 3.3 V components, connect this signal to 3.3 V.
VCCPLL
I
PLL VOLTAGE
is the +3.3 VDC analog input for the PLL.
VOLDET
O
VOLTAGE DETECT
signal allows external system logic to distinguish between a
5 V 80960Cx processor and the 3.3 V 80960Hx processor. This signal is active
low for a 3.3 V 80960Hx (it is high impedance for 5 V 80960Cx). This pin is
available only on the PGA version.
0 = 80960Hx
1 = 80960Cx
Table 7.
80960Hx Processor Family Pin Descriptions (Sheet 4 of 4)
Name
Type
Description
相关PDF资料 |
PDF描述 |
|---|---|
| A80960HD50SL2GH | 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor |
| A80960HD66SL2GJ | 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor |
| A80960HD80SL2GK | 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor |
| A80960JA-16 | EMBEDDED 32-BIT MICROPROCESSOR |
| A80960JA-25 | EMBEDDED 32-BIT MICROPROCESSOR |
相关代理商/技术参数 |
参数描述 |
|---|---|
| A80960HD-50 | 制造商:Intel 功能描述:Microprocessor, 32 Bit, 168 Pin, Ceramic, PGA |
| A80960HD50 S L2GH | 制造商:Intel 功能描述:MPU i960? Processor RISC 32-Bit 50MHz 168-Pin CPGA |
| A80960HD50SL2GH | 功能描述:IC MPU I960HD 3V 50MHZ 168-CPGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:- 标准包装:60 系列:SCC 处理器类型:Z380 特点:全静电 Z380 CPU 速度:20MHz 电压:5V 安装类型:表面贴装 封装/外壳:144-LQFP 供应商设备封装:144-LQFP 包装:托盘 |
| A80960HD66 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| A80960HD-66 | 制造商:Intel 功能描述:Microprocessor, 32 Bit, 168 Pin, Ceramic, PGA |
发布紧急采购，3分钟左右您将得到回复。