参数资料
型号: A80960HD32SL2GG
厂商: INTEL CORP
元件分类: 微控制器/微处理器
英文描述: 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor
中文描述: 32-BIT, 32 MHz, RISC PROCESSOR, CPGA168
封装: CERAMIC, PGA-168
文件页数: 42/102页
文件大小: 828K
代理商: A80960HD32SL2GG
80960HA/HD/HT
36
Advance Information
Datasheet
Table 23. AC Characteristics Notes
NOTES:
1. See
Section 4.8, “AC Timing Waveforms” on page 38
for waveforms and definitions.
2. See
Figure 25 “Output Delay or Hold vs. Load Capacitance” on page 44
for capacitive derating information
for output delays and hold times.
3. See
Figure 22 “Rise and Fall Time Derating at 85°C and Minimum V
CC
” on page 43
for capacitive derating
information for rise and fall times.
4. Where N is the number of N
RAD
, N
RDD
, N
WAD
or N
WDD
wait states that are programmed in the Bus
Controller Region Table. WAIT never goes active when there are no wait states in an access.
5. N = Number of wait states inserted with READY.
6. These specifications are guaranteed by the processor.
7. These specifications must be met by the system for proper operation of the processor.
8. RESET is an asynchronous input that has no required setup and hold time for proper operation. However,
to guarantee the device exits the reset mode synchronized to a particular clock edge, the rising edge of
RESET must meet setup and hold times to the rising edge of the CLKIN.
9. The interrupt pins are synchronized internally by the 80960Hx. They have no required setup or hold times
for proper operation. These pins are sampled by the interrupt controller every clock and must be active for
at least two consecutive CLKIN rising edges when asserting them asynchronously. To guarantee
recognition at a particular clock edge, the setup and hold times shown must be met.
10.Relative Output timings are not tested.
11.Not tested.
12.The processor minimizes changes to the bus signals when transitioning from a bus cycle to an idle bus for
the following signals: A31:4, SUP, CT3:0, D/C, LOCK, W/R, BE3:0.
Table 24. 80960Hx Boundary Scan Test Signal Timings
Symbol
Parameter
Min
Max
Units
Notes
T
BSF
TCK Frequency
0
8
MHz
T
BSC
TCK Period
125
Infinite
ns
T
BSCH
TCK High Time
40
ns
Measured at 1.5 V (1)
T
BSCL
TCK Low Time
40
ns
Measured at 1.5 V (1)
T
BSCR
TCK Rise Time
8
ns
0.8 V to 2.0 V (1)
T
BSCF
TCK Fall Time
8
ns
2.0 V to 0.8 V (1)
T
BSIS1
Input Setup to TCK —
TDI, TMS
8
ns
T
BSIH1
Input Hold from TCK —
TDI, TMS
10
ns
T
BSOV1
TDO Valid Delay
3
30
ns
T
BSOF1
TDO Float Delay
36
ns
(1)
T
BSOV2
All Outputs (Non-Test)
Valid Delay
3
30
ns
Relative to TCK
T
BSOF2
All Outputs (Non-Test)
Float Delay
36
ns
Relative to TCK (1)
T
BSIS2
Input Setup to TCK - All
Inputs (Non-Test)
8
ns
T
BSIH2
Input Hold from TCK - All
Inputs (Non-Test)
10
ns
NOTE:
1. Not tested.
相关PDF资料
PDF描述
A80960HD50SL2GH 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor
A80960HD66SL2GJ 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor
A80960HD80SL2GK 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor
A80960JA-16 EMBEDDED 32-BIT MICROPROCESSOR
A80960JA-25 EMBEDDED 32-BIT MICROPROCESSOR
相关代理商/技术参数
参数描述
A80960HD-50 制造商:Intel 功能描述:Microprocessor, 32 Bit, 168 Pin, Ceramic, PGA
A80960HD50 S L2GH 制造商:Intel 功能描述:MPU i960? Processor RISC 32-Bit 50MHz 168-Pin CPGA
A80960HD50SL2GH 功能描述:IC MPU I960HD 3V 50MHZ 168-CPGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:- 标准包装:60 系列:SCC 处理器类型:Z380 特点:全静电 Z380 CPU 速度:20MHz 电压:5V 安装类型:表面贴装 封装/外壳:144-LQFP 供应商设备封装:144-LQFP 包装:托盘
A80960HD66 制造商:Rochester Electronics LLC 功能描述:- Bulk
A80960HD-66 制造商:Intel 功能描述:Microprocessor, 32 Bit, 168 Pin, Ceramic, PGA