- 您现在的位置：买卖IC网 > PDF目录2062 > AD1895AYRSZRL (Analog Devices Inc)IC SAMP-RATEHP/CONV 24BIT 28SSOP PDF资料下载
参数资料
| 型号： | AD1895AYRSZRL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 15/24页 |
| 文件大小： | 0K |
| 描述： | IC SAMP-RATEHP/CONV 24BIT 28SSOP |
| 标准包装： | 1,500 |
| 类型： | 采样率转换器 |
| 应用： | 车载音频，接收器，机顶盒 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-SSOP（0.209"，5.30mm 宽） |
| 供应商设备封装： | 28-SSOP |
| 包装： | 带卷 (TR) |
REV. B
AD1895
–22–
Serial Data Port Master Clock Modes
Either of the AD1895 serial ports can be configured as a
master serial data port. However, only one serial port can be
amaster, while the other has to be a slave. In Master Mode, the
AD1895 requires a 256
× fS, 512 fS, or 768 × fS master clock
(MCLK_IN). For a maximum master clock frequency of 30 MHz,
the maximum sample rate is limited to 96 kHz. In Slave Mode,
sample rates up to 192 kHz can be handled.
When either of the serial ports is operated in Master Mode, the
master clock is divided down to derive the associated left/right
subframe clock (LRCLK) and serial bit clock (SCLK). The master
clock frequency can be selected for 256, 512, or 768 times the
input or output sample rate. Both the input and output serial
ports will support Master Mode LRCLK and SCLK generation
for all serial modes, left justified, I
2S, right justified, and TDM
for the output serial port.
Table IV. Serial Data Port Clock Modes
MMODE_0/
MMODE_1/
MMODE_2
210
Interface Format
000Both Serial Ports Are in Slave Mode
001
Output Serial Port Is Master with 768
× f
S_OUT
010Output Serial Port Is Master with 512
× fS_OUT
011
Output Serial Port Is Master with 256
× f
S_OUT
100Undefined
101
Input Serial Port Is Master with 768
× fS_IN
110
Input Serial Port Is Master with 512
× f
S_IN
111
Input Serial Port Is Master with 256
× f
S_IN
Bypass Mode
When the BYPASS pin is asserted high, the input data bypasses
the sample rate converter and is sent directly to the serial output
port. Dithering of the output data when the word length is set
to less than 24 bits is disabled. This mode is ideal when the
input and output sample rates are the same and LRCLK_I and
LRCLK_O are synchronous with respect to each other. This
mode can also be used for passing through nonaudio data,
since no processing is performed on the input data in this mode.
相关PDF资料 |
PDF描述 |
|---|---|
| AD1896AYRSZRL | IC SAMP-RATEHP/CONV 24BIT 28SSOP |
| AD1940YSTZ | IC DSP AUDIO 16CH/28BIT 48-LQFP |
| AD246JY | IC CLK BUFF DVR 1:1 25KHZ 13-SIP |
| AD532SD | IC MULTIPLIER +/-10V 14-CDIP |
| AD534TD | IC PREC MULTIPLIER 14-CDIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD1895YRS | 制造商:Rochester Electronics LLC 功能描述:192KHZ 8:1 STEREO ASYNC S - Bulk |
| AD1895YRSRL | 制造商:Rochester Electronics LLC 功能描述:192KHZ 8:1 STEREO ASYNC S - Bulk |
| AD1896 | 制造商:AD 制造商全称:Analog Devices 功能描述:192 kHz Stereo Asynchronous Sample Rate Converter |
| AD1896AYRS | 制造商:Analog Devices 功能描述:Sample Rate Converter 28-Pin SSOP 制造商:Rochester Electronics LLC 功能描述:192KHZ 8:1 STEREO ASYNC SAMPLE RATE CONV - Bulk 制造商:Analog Devices 功能描述:IC STEREO ASR CONVERTER |
| AD1896AYRSRL | 制造商:Analog Devices 功能描述:Sample Rate Converter 28-Pin SSOP T/R |
发布紧急采购，3分钟左右您将得到回复。