参数资料
型号: AD1934WBSTZ-RL
厂商: Analog Devices Inc
文件页数: 25/28页
文件大小: 0K
描述: IC DAC 8CH W/ON-CHIP PLL 48LQFP
标准包装: 2,000
位数: 24
数据接口: 串行,SPI?
转换器数目: 8
电压电源: 模拟和数字
工作温度: -40°C ~ 105°C
安装类型: 表面贴装
封装/外壳: 48-LQFP
供应商设备封装: 48-LQFP(7x7)
包装: 带卷 (TR)
输出数目和类型: 8 电压,单极
采样率(每秒): *
AD1934
Data Sheet
Rev. D | Page 6 of 28
DIGITAL FILTERS
Table 6.
Parameter
Mode
Factor
Min
Typ
Max
Unit
DAC INTERPOLATION FILTER
Pass Band
48 kHz mode, typ @ 48 kHz
0.4535 fS
22
kHz
96 kHz mode, typ @ 96 kHz
0.3646 fS
35
kHz
192 kHz mode, typ @ 192 kHz
0.3646 fS
70
kHz
Pass-Band Ripple
48 kHz mode, typ @ 48 kHz
±0.01
dB
96 kHz mode, typ @ 96 kHz
±0.05
dB
192 kHz mode, typ @ 192 kHz
±0.1
dB
Transition Band
48 kHz mode, typ @ 48 kHz
0.5 fS
24
kHz
96 kHz mode, typ @ 96 kHz
0.5 fS
48
kHz
192 kHz mode, typ @ 192 kHz
0.5 fS
96
kHz
Stop Band
48 kHz mode, typ @ 48 kHz
0.5465 fS
26
kHz
96 kHz mode, typ @ 96 kHz
0.6354 fS
61
kHz
192 kHz mode, typ @ 192 kHz
0.6354 fS
122
kHz
Stop-Band Attenuation
48 kHz mode, typ @ 48 kHz
70
dB
96 kHz mode, typ @ 96 kHz
70
dB
192 kHz mode, typ @ 192 kHz
70
dB
Group Delay
48 kHz mode, typ @ 48 kHz
25/fS
521
s
96 kHz mode, typ @ 96 kHz
11/fS
115
s
192 kHz mode, typ @ 192 kHz
8/fS
42
s
TIMING SPECIFICATIONS
40°C < TC < 125°C, DVDD = 3.3 V ± 10%.
Table 7.
Parameter
Condition
Comments
Min
Max
Unit
INPUT MASTER CLOCK (MCLK) AND RESET
tMH
MCLK duty cycle
DAC clock source = PLL clock @ 256 fS,
384 fS, 512 fS, 768 fS
40
60
%
tMH
DAC clock source = direct MCLK @ 512 fS
(bypass on-chip PLL)
40
60
%
fMCLK
MCLK frequency
PLL mode, 256 fS reference
6.9
13.8
MHz
fMCLK
Direct 512 fS mode
27.6
MHz
tPDR
RST low
15
ns
tPDRR
RST recovery
Reset to active output
4096
tMCLK
PLL
Lock Time
MCLK and LRCLK input
10
ms
256 fS VCO Clock, Output Duty Cycle
MCLKO Pin
40
60
%
SPI PORT
tCCH
CCLK high
35
ns
tCCL
CCLK low
35
ns
fCCLK
CCLK frequency
fCCLK = 1/tCCP, only tCCP shown in Figure 9
10
MHz
tCDS
CDATA setup
To CCLK rising
10
ns
tCDH
CDATA hold
From CCLK rising
10
ns
tCLS
CLATCH setup
To CCLK rising
10
ns
tCLH
CLATCH hold
From CCLK rising
10
ns
tCLHIGH
CLATCH high
Not shown in Figure 9
10
ns
tCOE
COUT enable
From CCLK falling
30
ns
tCOD
COUT delay
From CCLK falling
30
ns
tCOH
COUT hold
From CCLK falling, not shown in Figure 9
30
ns
tCOTS
COUT tri-state
From CCLK falling
30
ns
相关PDF资料
PDF描述
AD1937WBSTZ IC CODEC 4/ADC DIFF OUT 64-LQFP
AD1938WBSTZ IC CODEC 24BIT 4ADC/8DAC 48LQFP
AD1939WBSTZ-RL AUDIO CODEC W/ON CHIP 4ADC 8DAC
AD1953YSTZ IC DSP DAC AUDIO3CH/26BIT 48LQFP
AD1954YSTZRL IC DAC AUDIO 3CHAN 26BIT 48LQFP
相关代理商/技术参数
参数描述
AD1934YSTZ 功能描述:IC DAC 8CH W/ON-CHIP PLL 48LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 设置时间:4µs 位数:12 数据接口:串行 转换器数目:2 电压电源:单电源 功率耗散(最大):- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-TSSOP,8-MSOP(0.118",3.00mm 宽) 供应商设备封装:8-uMAX 包装:管件 输出数目和类型:2 电压,单极 采样率(每秒):* 产品目录页面:1398 (CN2011-ZH PDF)
AD1934YSTZ-RL 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD1935 制造商:AD 制造商全称:Analog Devices 功能描述:4 ADC/8 DAC with PLL, 192 kHz, 24 Bit CODEC
AD1935XSTZ 制造商:AD 制造商全称:Analog Devices 功能描述:4 ADC/8 DAC with PLL, 192 kHz, 24 Bit CODEC
AD1935XSTZRL 制造商:AD 制造商全称:Analog Devices 功能描述:4 ADC/8 DAC with PLL, 192 kHz, 24 Bit CODEC