参数资料
型号: AD1939YSTZRL
厂商: Analog Devices Inc
文件页数: 11/32页
文件大小: 0K
描述: IC CODEC 24BIT ADC/DAC 64-LQFP
标准包装: 1,500
类型: 通用
数据接口: 串行
分辨率(位): 24 b
ADC / DAC 数量: 4 / 8
三角积分调变:
S/N 比,标准 ADC / DAC (db): 94 / 94
动态范围,标准 ADC / DAC (db): 105 / 110
电压 - 电源,模拟: 3 V ~ 3.6 V
电压 - 电源,数字: 3 V ~ 3.6 V
工作温度: -40°C ~ 105°C
安装类型: 表面贴装
封装/外壳: 64-LQFP
供应商设备封装: 64-LQFP(10x10)
包装: 带卷 (TR)
Data Sheet
AD1939
Rev. E | Page 19 of 32
DAISY-CHAIN MODE
The AD1939 also allows a daisy-chain configuration to expand
the system to 8 ADCs and 16 DACs (see Figure 18). In this
mode, the DBCLK frequency is 512 fS. The first eight slots of the
DAC TDM data stream belong to the first AD1939 in the chain
and the last eight slots belong to the second AD1939. The second
AD1939 is the device attached to the DSP TDM port.
To accommodate 16 channels at a 96 kHz sample rate, the
AD1939 can be configured into a dual-line, TDM mode as
shown in Figure 19. This mode allows a slower DBCLK than
normally required by the one-line TDM mode.
Again, the first four channels of each TDM input belong to the
first AD1939 in the chain and the last four channels belong to
the second AD1939.
The dual-line TDM mode can also be used to send data at a
192 kHz sample rate into the AD1939 as shown in Figure 20.
There are two configurations for the ADC port to work in
daisy-chain mode. The first one is with an ABCLK at 256 fS
shown in Figure 21. The second configuration is shown in
Figure 22. Note that in the 512 fS ABCLK mode, the ADC
channels occupy the first eight slots; the second eight slots are
empty. The TDM_IN of the first AD1939 must be grounded in
all modes of operation.
The I/O pins of the serial ports are defined according to the
serial mode selected. See Table 13 for a detailed description of
the function of each pin. See Figure 26 for a typical AD1939
configuration with two external stereo DACs and two external
stereo ADCs.
Figure 23 through Figure 25 show the serial mode formats. For
maximum flexibility, the polarity of LRCLK and BCLK are
programmable. In these figures, all of the clocks are shown with
their normal polarity. The default mode is I2S.
DLRCLK
DBCLK
8 DAC CHANNELS OF THE FIRST IC IN THE CHAIN
8 UNUSED SLOTS
8 DAC CHANNELS OF THE SECOND IC IN THE CHAIN
MSB
DSDATA1 (TDM_IN)
OF THE SECOND AD1939
DSDATA2 (TDM_OUT)
OF THE SECOND AD1939
THIS IS THE TDM
TO THE FIRST AD1939
DAC L1 DAC R1 DAC L2 DAC R2 DAC L3 DAC R3 DAC L4 DAC R4 DAC L1 DAC R1 DAC L2 DAC R2 DAC L3 DAC R3 DAC L4 DAC R4
DAC L1 DAC R1 DAC L2 DAC R2 DAC L3 DAC R3 DAC L4 DAC R4
32 BITS
DSP
SECOND
AD1939
FIRST
AD1939
06
07
1-
0
54
Figure 18. Single-Line DAC TDM Daisy-Chain Mode (Applicable to 48 kHz Sample Rate, 16-Channel, Two-AD1939 Daisy Chain)
相关PDF资料
PDF描述
AD1937WBSTZ-RL IC CODEC 4/ADC DIFF OUT 64-LQFP
AD1938WBSTZ-RL IC CODEC 24BIT 4ADC/8DAC 48LQFP
AD1938YSTZRL IC CODEC 24BIT 4ADC/8DAC 48LQFP
MCF5213LCVM80 IC MCU 256K FLASH 80MHZ 81MAPBGA
VI-BNL-IW-B1 CONVERTER MOD DC/DC 28V 100W
相关代理商/技术参数
参数描述
AD1940 制造商:AD 制造商全称:Analog Devices 功能描述:SigmaDSP-TM Multichannel 28-Bit Audio Processor
AD1940YST 制造商:Analog Devices 功能描述:Audio Processor 48-Pin LQFP
AD1940YSTRL 制造商:Analog Devices 功能描述:Audio Processor 48-Pin LQFP T/R
AD1940YSTZ 功能描述:IC DSP AUDIO 16CH/28BIT 48-LQFP RoHS:是 类别:集成电路 (IC) >> 线性 - 音频处理 系列:SigmaDSP® 其它有关文件:STA321 View All Specifications 标准包装:1 系列:Sound Terminal™ 类型:音频处理器 应用:数字音频 安装类型:表面贴装 封装/外壳:64-LQFP 裸露焊盘 供应商设备封装:64-LQFP EP(10x10) 包装:Digi-Reel® 其它名称:497-11050-6
AD1940YSTZ1 制造商:AD 制造商全称:Analog Devices 功能描述:SigmaDSP-TM Multichannel 28-Bit Audio Processor