参数资料
| 型号： | AD1955ARSZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 6/24页 |
| 文件大小： | 0K |
| 描述： | IC DAC AUDIO MULTIBIT 28-SSOP |
| 产品培训模块： | Data Converter Fundamentals DAC Architectures |
| 标准包装： | 47 |
| 位数： | 16，24 |
| 数据接口： | 串行 |
| 转换器数目： | 2 |
| 电压电源： | 模拟和数字 |
| 功率耗散（最大）： | 210mW |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-SSOP（0.209"，5.30mm 宽） |
| 供应商设备封装： | 28-SSOP |
| 包装： | 管件 |
| 输出数目和类型： | 4 电流，单极 |
| 采样率（每秒）： | 192k |
| 产品目录页面： | 781 (CN2011-ZH PDF) |
| 配用： | EVAL-AD1955EBZ-ND - BOARD EVAL FOR AD1955 |
REV. 0
–14–
AD1955
For example, with the stereo circuits given in Figures 7 through
10, this gives:
12 0
2 80
3 24
2 80
2 00
1 98
.
– ..
.
VV
mA
VK
k
[]
+
()
[] =
A 2.00 k
resistor is used.
The supply used should be as quiet as possible.
Serial Control Port
The AD1955 has an SPI compatible control port to permit pro-
gramming the internal control registers. The SPI control port is
a 3-wire serial port. Its format is similar to the Motorola SPI
format except that the input data-word is 16 bits wide. The serial
bit clock may be completely asynchronous to the sample rate of the
DAC. The following figure shows the format of the SPI signal
Note that the CCLK may be continuous or a 16-clock burst.
SPI REGISTER DEFINITIONS
Table I. DAC Control Register 0
Bit
Description
Value
Definition
15
Power-Down
0
Operation
1Powered Down
14
Mute
0
Not Muted
1
Muted
13:12
Data Format
00
PCM
01
External DF
10
SACD Slave
11
SACD Master
11:10
Output Format
00
Stereo
01
Not Allowed
10
Mono Left
11
Mono Right
9:8
PCM Sample Rate
00
48 kHz
01
96 kHz
10
192 kHz
11
Reserved
7:6
De-Emphasis Curve
00
None
Select
01
44.1 kHz
10
32 kHz
11
48 kHz
5:4
PCM/EF Serial Data
00
I
2S
Format
01
Right-Justified
10
DSP
11
Left-Justified
3:2
PCM/EF Serial Data
00
24 bits
Width
01
20 bits
10
18 bits
11
16 bits
1:0
SPI Register Address
00
Default = 0
Table II. DAC Control Register 1
Bit
Description
Value
Definition
10:9
MCLK Mode
00
256
fS
01
512
fS
10
768
fS
11
Reserved
8Zero Flag Polarity
0
Active High
1Active Low
7SACD Bit Rate
0
64
fS
1
128
fS
6SACD Mode
0
Normal
1
Phase Mode
5:4
SACD Phase Select
00
Phase 0
01
Phase 1
10
Phase 2
11
Phase 3
3SACD Bit Inversion
0
Normal
1
Inverted
2SACD MCLK to
0
Rising Edge
BCLK Phase
1
Falling Edge
1:0
SPI Register Address
01
Default = 0
Table III. DAC Volume Registers
Bit
Description
Value
Definition
14-Bit
15:2
Volume
Unsigned
1:0
SPI Register Address
10
Left Volume
11
Right Volume
Default = Full Volume
相关PDF资料 |
PDF描述 |
|---|---|
| ICS870919BRI-01LFT | IC CLK GENERATOR LVCMOS 28QSOP |
| LTC1446IN8#PBF | IC D/A CONV 12BIT R-R DUAL 8-DIP |
| VI-B4D-MY-F3 | CONVERTER MOD DC/DC 85V 50W |
| LTC1446LCS8#PBF | IC D/A CONV 12BIT R-R DUAL 8SOIC |
| VE-B4W-MV-F4 | CONVERTER MOD DC/DC 5.5V 150W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD1955ARSZRL | 功能描述:IC DAC AUDIO 16-24BIT 28SSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 标准包装:47 系列:- 设置时间:2µs 位数:14 数据接口:并联 转换器数目:1 电压电源:单电源 功率耗散（最大）:55µW 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:28-SSOP（0.209"，5.30mm 宽） 供应商设备封装:28-SSOP 包装:管件 输出数目和类型:1 电流，单极；1 电流，双极 采样率（每秒）:* |
| AD1955YRS | 制造商:AD 制造商全称:Analog Devices 功能描述:High Performance Multibit DAC with SACD Playback |
| AD1955YRSRL | 制造商:AD 制造商全称:Analog Devices 功能描述:High Performance Multibit DAC with SACD Playback |
| AD1958 | 制造商:AD 制造商全称:Analog Devices 功能描述:PLL/Multibit DAC |
| AD1958YRS | 制造商:Rochester Electronics LLC 功能描述:HIGH PERFORMANCE PLL/MULTIBIT DAC - Bulk 制造商:Analog Devices 功能描述: |
发布紧急采购，3分钟左右您将得到回复。