参数资料
| 型号： | AD421BRZRL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 2/14页 |
| 文件大小： | 0K |
| 描述： | IC DAC 16BIT LOOP 4-20MA 16SOIC |
| 产品培训模块： | Data Converter Fundamentals DAC Architectures |
| 标准包装： | 1,000 |
| 设置时间： | 8ms |
| 位数： | 16 |
| 数据接口： | 串行 |
| 转换器数目： | 1 |
| 电压电源： | 单电源 |
| 功率耗散（最大）： | 450mW |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 16-SOIC W |
| 包装： | 带卷 (TR) |
| 输出数目和类型： | 1 电流，单极 |
AD421
–10–
REV. C
A capacitor of 0.01
F connected between COMP and DRIVE
is required to stabilize the feedback loop formed with the
regulator op amp and the external pass transistor. An external
snubber circuit of 1 k
and 1000 pF is required between the
DRIVE pin and COM and a 0.1
F cap between COMP and
DRIVE to stabilize the feedback loop formed by the regulator
op amp and the external pass transistor.
The internal 2.5 V reference on the AD421 is used as the refer-
ence for the AD421 and this has to be decoupled with a 4.7
F
capacitor for compensation and stability purposes. The sigma-
delta DAC on the part consists of a second order modulator
followed by a continuous time filter. The resistors for each of
the filter sections are on-chip while the capacitors are external
on the C1 to C3 pins. To meet the specified full-scale settling
on the part, low dielectric absorption capacitors (NPO) are
required. Suitable values for these capacitors are C1 = C2 =
0.01
F, and C3 = 0.0033 F.
The digital interface on the AD421 consists of just three wires:
DATA, CLOCK and LATCH. The interface connects directly
to the serial ports of commonly-used microcontrollers without
the need for any external glue logic. Data is loaded into an input
shift register on the rising edge of the CLOCK signal and is
transferred to the DAC latch on the rising edge of the LATCH
signal.
Reduce Power Load on External FET
Figure 12 shows a circuit where an external NPN transistor is
added to reduce the power loading on the FET. The FET will
supply the VCC and an external high voltage NPN bipolar tran-
sistor can carry the BOOST current. The BOOST pin sinks the
necessary current from the loop so that the current flowing into
BOOST plus the current flowing into COM is equal to the
programmed loop current. The external NPN transistor reduces
the external power load that the FET has to carry to less than
750
A if no other components share the V
CC line and to less
than 4 mA in applications that share the same VCC line as the
AD421.
1.21V
112.5k
134k
75k
121k
VCC
LV
2.2 F
COM
VCC TO EXTERNAL
CIRCUITRY
DN25D
DRIVE
COMP
0.01 F
1k
1000pF
LOOP(+)
BANDGAP
REFERENCE
AD421
BC639/BC337
BOOST
40
80k
LOOP RTN
LOOP(–)
Figure 12. External NPN Transistor Reduces Power Load
on FET
Smart Transmitter
The AD421 is intended for use in 4 mA to 20 mA smart trans-
mitters. A smart transmitter is a system that incorporates a
microprocessor system which is used for linearization and
communication. Figure 13 shows a block diagram of a typical
smart transmitter. In this example, the transmitter does not have
any digital communication capabilities.
4mA TO 20mA
MEASUREMENT
CIRCUIT
MICRO-
PROCESSOR
D/A
CONVERTER
A/D
CONVERTER
MEMORY
SENSORS
Figure 13. Typical Smart Transmitter
Figure 14 shows a typical smart transmitter application circuit
using the AD421.
The sensor voltage to be measured at the transmitter is con-
verted using a high resolution sigma-delta converter such as
the AD7714 or AD7715. These devices have an on-board PGA
which can provide gains on the analog front end from 1 to 128.
This allows for an analog input range as low as 10 mV which
allows the transducer to be connected directly to the ADC. The
AD7714/AD7715 have digital calibration techniques which are
used to eliminate gain and offset errors. In addition, back-
ground calibration techniques are provided whereby the part
continually calibrates itself and the user does not have to
worry about issuing periodic calibration commands to remove
effects of time and temperature drift.
In normal operation the microprocessor reads the data from the
AD7714/AD7715. After the data is processed by the micro-
controller, the data is transferred from the serial port of the
processor to the AD421 for transmission over the 4 to 20 mA
loop back to the control center.
The AD421 regulates the loop voltage to create power for the
rest of the transmitter circuitry. In Figure 14, the derived VCC
voltage is 3.3 V which is achieved by connecting the LV pin to
VCC through 0.01
F. REF OUT2 provides the reference volt-
age for the AD421 itself while REF OUT1 provides the refer-
ence voltage for the AD7714 /AD7715.
相关PDF资料 |
PDF描述 |
|---|---|
| V300A3V3H264BG2 | CONVERTER MOD DC/DC 3.3V 264W |
| DAC312HP | IC DAC 12BIT MULTIPLY HS 20-DIP |
| V300A36H400BL | CONVERTER MOD DC/DC 36V 400W |
| VI-J6R-MZ-B1 | CONVERTER MOD DC/DC 7.5V 25W |
| V300A36H400BG3 | CONVERTER MOD DC/DC 36V 400W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD421BRZRL7 | 功能描述:IC DAC 16BIT LOOP 4-20MA 16SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 设置时间:4µs 位数:12 数据接口:串行 转换器数目:2 电压电源:单电源 功率耗散（最大）:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-TSSOP，8-MSOP（0.118"，3.00mm 宽） 供应商设备封装:8-uMAX 包装:管件 输出数目和类型:2 电压，单极 采样率（每秒）:* 产品目录页面:1398 (CN2011-ZH PDF) |
| AD422-00E | 功能描述:SENSOR MAG SW 40G CROS AX 8-MSOP 制造商:nve corp/sensor products 系列:AD 包装:管件 零件状态:有效 功能:全极开关 技术:霍尔效应 极化:任意一种 感应范围:±5mT 跳闸，±2.5mT 释放 测试条件:-40°C ~ 125°C 电压 - 电源:4.5 V ~ 30 V 电流 - 电源（最大值）:4.5mA 电流 - 输出（最大值）:20mA 输出类型:开路集电极 特性:- 工作温度:-40°C ~ 125°C（TA） 封装/外壳:8-TSSOP，8-MSOP（0.118"，3.00mm 宽） 供应商器件封装:8-MSOP 标准包装:1,000 |
| AD422-02E | 功能描述:SENSOR MAG SW 40G CROS AXS 8SOIC 制造商:nve corp/sensor products 系列:AD 包装:管件 零件状态:有效 功能:全极开关 技术:霍尔效应 极化:任意一种 感应范围:±5mT 跳闸，±2.5mT 释放 测试条件:-40°C ~ 125°C 电压 - 电源:4.5 V ~ 30 V 电流 - 电源（最大值）:4.5mA 电流 - 输出（最大值）:20mA 输出类型:开路集电极 特性:- 工作温度:-40°C ~ 125°C（TA） 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商器件封装:8-SOIC 标准包装:1,000 |
| AD42203 | 制造商:Analog Devices 功能描述: |
| AD42211 | 制造商:SSOUSA 制造商全称:SSOUSA 功能描述:2 Form A Solid State Relay |
发布紧急采购，3分钟左右您将得到回复。