参数资料
| 型号： | AD5024BRUZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 16/28页 |
| 文件大小： | 0K |
| 描述： | IC DAC QUAD 12BIT 1LSB 16-TSSOP |
| 产品培训模块： | Data Converter Fundamentals DAC Architectures |
| 标准包装： | 1 |
| 系列： | nanoDAC™ |
| 设置时间： | 8µs |
| 位数： | 12 |
| 数据接口： | 串行，SPI? |
| 转换器数目： | 4 |
| 电压电源： | 单电源 |
| 功率耗散（最大）： | 30mW |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 16-TSSOP |
| 包装： | 管件 |
| 输出数目和类型： | 4 电压，双极 |
| 采样率（每秒）： | 125k |
| 产品目录页面： | 781 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
Data Sheet
AD5024/AD5044/AD5064
Rev. F | Page 23 of 28
CLEAR CODE REGISTER
The AD5024/AD5044/AD5064/AD5064-1 have a hardware
CLR pin that is an asynchronous clear input. The CLR input is
falling edge sensitive. Bringing the CLR line low clears the
contents of the input register and the DAC registers to the data
contained in the user-configurable CLR register and sets the
analog outputs accordingly (see Table 14). This function can be
used in system calibration or reset to load zero scale, midscale,
or full scale to all channels together. Note that zero scale and full
scale are outside the linear region of the DAC. These clear code
values are user-programmable by setting two bits, Bit DB1 and
Bit DB0, in the shift register (see Table 14). The default setting
clears the outputs to 0 V. Command 0101 is designated for
loading the clear code register (see Table 8).
Table 14. Clear Code Register
DB1 (CR1)
DB0 (CR0)
Clears to Code
0
0x0000
0
1
0x8000
1
0
0xFFFF
1
No operation
The part exits clear code mode on the 32nd falling edge of the
next write to the part. If hardware CLR pin is activated during a
write sequence, the write is aborted.
The CLR pulse activation time, which is the falling edge of CLR
to when the output starts to change, is typically 10.6 μs. See
Table 16 for contents of the shift register while loading the clear
code register.
LDAC FUNCTION
Hardware LDAC Pin
The outputs of all DACs can be updated simultaneously using
the hardware LDAC pin, as shown in Figure 4. LDAC can be
permanently low or pulsed. There are two methods of using the
hardware LDAC pin, synchronously and asynchronously.
Synchronous LDAC: After new data is read, the DAC registers
are updated on the falling edge of the 32nd SCLK pulse, provided
LDAC is held low.
Asynchronous LDAC: The outputs are not updated at the same
time that the input registers are written to. When LDAC is
pulsed low, the DAC registers are updated with the contents of
the input registers.
Software LDAC Function
Alternatively, the outputs of all DACs can be updated simulta-
neously or individually using the software LDAC function by
writing to Input Register n and updating all DAC registers.
Command 0010 is reserved for this software LDAC function.
Writing to the DAC using Command 0110 loads the 4-bit
LDAC register (DB3 to DB0). The default for each channel
is 0; that is, the LDAC pin works normally. Setting the bits to 1
updates the DAC channel regardless of the state of the hardware
LDAC pin, so that it effectively sees the hardware LDAC pin as
being tied low (see Table 15 for the LDAC register mode of
operation.) This flexibility is useful in applications where the
user wants to simultaneously update select channels while the
remainder of the channels are synchronously updating.
Table 15. LDAC Overwrite Definition
Load LDAC Register
LDAC Bits
(DB3 to DB0)
LDAC Pin
LDAC Operation
0
1 or 0
Determined by the LDAC pin.
1
DAC channels update, overrides
the LDAC pin. DAC channels see
LDAC as 0.
1
X = don’t care.
The LDAC register gives the user extra flexibility and control
over the hardware LDAC pin (see Table 17). Setting the LDAC
bits (DB0 to DB3) to 0 for a DAC channel means that this
channel’s update is controlled by the hardware LDAC pin.
Table 16. 32-Bit Shift Register Contents for Clear Code Function
MSB
LSB
DB31 to DB28
DB27
DB26
DB25
DB24
DB23
DB22
DB21
DB20
DB19 to DB2
DB1
DB0
X
0
1
0
1
X
1/0
Don’t cares
Command bits (C3 to C0)
Address bits (A3 to A0)
Don’t cares
Clear code register
(CR1 to CR0)
Table 17. 32-Bit Shift Register Contents for LDAC Overwrite Function
MSB
LSB
DB31 to
DB28
DB27
DB26
DB25
DB24
DB23
DB22
DB21
DB20
DB19
to DB4
DB3
DB2
DB1
DB0
X
0
1
0
X
DAC D
DAC C
DAC B
DAC A
Don’t
cares
Command bits (C3 to C0)
Address bits (A3 to A0)—
don’t cares
Don’t
cares
Setting LDAC bits to 1 overrides LDAC pin
相关PDF资料 |
PDF描述 |
|---|---|
| MS27473E24B29SC | CONN PLUG 29POS STRAIGHT W/SCKT |
| VI-B03-MY-F3 | CONVERTER MOD DC/DC 24V 50W |
| VI-B03-MY-F1 | CONVERTER MOD DC/DC 24V 50W |
| VE-26B-MW-F1 | CONVERTER MOD DC/DC 95V 100W |
| LTC1659IMS8#PBF | IC DAC 12BIT R-R 8-MSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5024BRUZ-REEL7 | 功能描述:IC DAC 12BIT QUAD SPI 16-TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:nanoDAC™ 标准包装:47 系列:- 设置时间:2µs 位数:14 数据接口:并联 转换器数目:1 电压电源:单电源 功率耗散（最大）:55µW 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:28-SSOP（0.209"，5.30mm 宽） 供应商设备封装:28-SSOP 包装:管件 输出数目和类型:1 电流，单极；1 电流，双极 采样率（每秒）:* |
| AD5024HB-C71 | 制造商:ADDA Corporation 功能描述:DC-FAN, 50X50X20 MM, 24 VOLTS, |
| AD5024HB-D71 | 功能描述:鼓风机 50mm 24VDC 12CFM RoHS:否 制造商:Murata 产品:Blowers 电流类型:DC 电源电压:5.3 V 气流:1 l/min 轴承类型: 噪声: 速度: 功率额定值: 框架尺寸 (mm):20 mm x 20 mm x 1.85 mm 外壳材料: 端接类型:SMD/SMT 系列:MZB |
| AD5024HB-D71-LF | 功能描述:风扇 50mm 24VDC 12CFM RoHS:否 制造商:Sanyo Denki 产品:Fans 电流类型: 电源电压:48 V 气流:636 CFM 轴承类型: 噪声:83 dBA 速度:6400 RPM 功率额定值:264 W 框架尺寸 (mm):172 mm x 150 mm x 102 mm 外壳材料:Aluminum 端接类型:Wire 系列: |
| AD5024LB-C71 | 制造商:ADDA Corporation 功能描述:DC-FAN, 50X50X20 MM, 24 VOLTS, |
发布紧急采购，3分钟左右您将得到回复。