参数资料
| 型号： | AD5172BRM2.5 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 10/28页 |
| 文件大小： | 0K |
| 描述： | IC POT DUAL 2.5K 256POS 10-MSOP |
| 标准包装： | 50 |
| 接片： | 256 |
| 电阻（欧姆）： | 2.5k |
| 电路数： | 2 |
| 温度系数： | 标准值 35 ppm/°C |
| 存储器类型： | 非易失 |
| 接口： | I²C |
| 电源电压： | 2.7 V ~ 5.5 V |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 10-TFSOP，10-MSOP（0.118"，3.00mm 宽） |
| 供应商设备封装： | 10-MSOP |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
AD5172/AD5173
Data Sheet
Rev. I | Page 18 of 28
ESD PROTECTION
All digital inputs, SDA, SCL, AD0, and AD1, are protected with
a series input resistor and parallel Zener ESD structures, as
shown in Figure 43 and Figure 44.
LOGIC
340
GND
04103-
030
Figure 43. ESD Protection of Digital Pins
A, B, W
GND
04103-
031
Figure 44. ESD Protection of Resistor Terminals
TERMINAL VOLTAGE OPERATING RANGE
boundary conditions for proper 3-terminal digital potenti-
ometer operation. Supply signals present on Terminal A,
Terminal B, and Terminal W that exceed VDD or GND are
clamped by the internal forward-biased diodes (see Figure 45).
GND
A
W
B
VDD
04103-
032
Figure 45. Maximum Terminal Voltages Set by VDD and GND
POWER-UP SEQUENCE
Because the ESD protection diodes limit the voltage compliance
at Terminal A, Terminal B, and Terminal W (see Figure 45), it
is important to power VDD/GND before applying voltage to
Terminal A, Terminal B, and Terminal W. Otherwise, the diode
is forward-biased such that VDD is powered unintentionally and
may affect the rest of the user’s circuit. The ideal power-up
sequence is GND, VDD, digital inputs, and then VA/VB/VW. The
relative order of powering VA, VB, VW, and the digital inputs is
not important, as long as they are powered after VDD/GND.
POWER SUPPLY CONSIDERATIONS
To minimize the package pin count, both the one-time pro-
gramming and normal operating voltage supplies are applied to
employ fuse link technology that requires 5.6 V to 5.8 V to blow
the internal fuses to achieve a given setting, but normal VDD can
be 2.7 V to 5.5 V. Such dual-voltage requirements need isolation
between the supplies if VDD is lower than the required VDD_OTP.
The fuse programming supply (either an on-board regulator or
rack-mount power supply) must be rated at 5.6 V to 5.8 V and
must be able to provide a 100 mA transient current for 400 ms
for successful one-time programming. When programming
is completed, the VDD_OTP supply must be removed to allow
normal operation at 2.7 V to 5.5 V; the device consumes only
microamps of current.
VDD
2.7V
5.7V
P1
P1 = P2 = FDV302P, NDS0610
R1
10k
P2
C1
10F
C2
0.1F
APPLY FOR OTP ONLY
AD5172/
AD5173
04103-
035
Figure 46. Isolate 5.7 V OTP Supply from 2.7 V Normal Operating Supply
For example, for those who operate their systems at 2.7 V, use of
the bidirectional, low threshold, P-channel MOSFETs is recom-
mended for the isolation of the supply. As shown in Figure 46,
this assumes that the 2.7 V system voltage is applied first and
that the P1 and P2 gates are pulled to ground, thus turning on
the factory tester applies the VDD_OTP to both the VDD and the
MOSFET gates, thus turning P1 and P2 off. To program the
the OTP command at this time. When the OTP is completed,
or AD5173 is fixed permanently.
internal fuses. Always apply the 5.6 V to 5.8 V one-time pro-
gram voltage requirement at the first fuse programming attempt.
Failure to comply with this requirement may lead to changing
the fuse structures, rendering programming inoperable.
Care should be taken when SCL and SDA are driven from a low
voltage logic controller. Users must ensure that the logic high
level is between 0.7 V × VDD and VDD + 0.5 V.
Poor PCB layout introduces parasitics that can affect fuse
programming. Therefore, it is recommended to add a 1 F to
10 F tantalum capacitor in parallel with a 1 nF ceramic capacitor
as close as possible to the VDD pin. The type and value chosen for
both capacitors are important. These capacitors work together to
provide both fast responsiveness and large supply current handling
with minimum supply droop during transients. As a result,
these capacitors increase the OTP programming success by not
inhibiting the proper energy needed to blow the internal fuses.
Additionally, C1 minimizes transient disturbance and low
frequency ripple, whereas C2 reduces high frequency noise
during normal operation.
相关PDF资料 |
PDF描述 |
|---|---|
| DS1100U-60 | IC DELAY LINE 5TAP 60NS 8-USOP |
| MS3450W24-28PY | CONN RCPT 24POS WALL MNT W/PINS |
| VI-B4V-MY-F1 | CONVERTER MOD DC/DC 5.8V 50W |
| DS1100U-50+ | IC DELAY LINE 5TAP 50NS 8-USOP |
| MS3450W24-28PX | CONN RCPT 24POS WALL MNT W/PINS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5172BRM50 | 功能描述:IC POT DUAL 50K 256POS 10-MSOP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 标准包装:3,000 系列:DPP 接片:32 电阻（欧姆）:10k 电路数:1 温度系数:标准值 300 ppm/°C 存储器类型:非易失 接口:3 线串行（芯片选择，递增，增/减） 电源电压:2.5 V ~ 6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WFDFN 裸露焊盘 供应商设备封装:8-TDFN（2x3） 包装:带卷 (TR) |
| AD5172BRM50-RL7 | 制造商:Analog Devices 功能描述:Digital Potentiometer 256POS 50KOhm Dual 10-Pin MSOP T/R 制造商:Analog Devices 功能描述:DGTL POTENTIOMETER 256POS 50KOHM DUAL 10MSOP - Tape and Reel |
| AD5172BRMZ10 | 功能描述:IC POT DUAL 10K 256POS 10MSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 标准包装:3,000 系列:DPP 接片:32 电阻（欧姆）:10k 电路数:1 温度系数:标准值 300 ppm/°C 存储器类型:非易失 接口:3 线串行（芯片选择，递增，增/减） 电源电压:2.5 V ~ 6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WFDFN 裸露焊盘 供应商设备封装:8-TDFN（2x3） 包装:带卷 (TR) |
| AD5172BRMZ100 | 功能描述:IC DGTL POT DUAL 100K I2C 10MSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 接片:256 电阻（欧姆）:100k 电路数:1 温度系数:标准值 35 ppm/°C 存储器类型:非易失 接口:3 线串口 电源电压:2.7 V ~ 5.25 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WDFN 裸露焊盘 供应商设备封装:8-TDFN-EP（3x3） 包装:剪切带 (CT) 产品目录页面:1399 (CN2011-ZH PDF) 其它名称:MAX5423ETA+TCT |
| AD5172BRMZ100100 | 制造商:Analog Devices 功能描述:AD5172BRM100 256-step dual pot, 100K |
发布紧急采购，3分钟左右您将得到回复。