参数资料
型号: AD5382BST-5
厂商: ANALOG DEVICES INC
元件分类: DAC
英文描述: 32-Channel, 3 V/5 V, Single-Supply, 14-Bit, Voltage Output DAC
中文描述: PARALLEL, WORD INPUT LOADING, 8 us SETTLING TIME, 14-BIT DAC, PQFP100
封装: 14 X 14 MM, MS-026BED, LQFP-100
文件页数: 32/40页
文件大小: 616K
代理商: AD5382BST-5
AD5382
AD5382 to PIC16C6x/7x
The PIC16C6x/7x synchronous serial port (SSP) is configured
as an SPI master with the Clock Polarity bit = 0. This is done by
writing to the synchronous serial port control register
(SSPCON). See the PIC16/17 Microcontroller User Manual. In
this example I/O, port RA1 is being used to pulse SYNC and
enable the serial port of the AD5382. This microcontroller
transfers only eight bits of data during each serial transfer
operation; therefore, three consecutive read/write operations
may be needed depending on the mode. Figure 36 shows the
connection diagram.
Rev. 0 | Page 32 of 40
0
PIC16C6X/7X
AD5382
SDI/RC4
SDO/RC5
SCK/RC3
RA1
SDO
DIN
SCLK
SYNC
SPI/I2C
RESET
SER/PAR
DV
DD
Figure 36. AD5382-to-PIC16C6x/7x Interface
AD5382 to 8051
The AD5382 requires a clock synchronized to the serial data.
The 8051 serial interface must therefore be operated in Mode 0.
In this mode, serial data enters and exits through RxD, and a
shift clock is output on TxD. Figure 37 shows how the 8051 is
connected to the AD5382. Because the AD5382 shifts data out
on the rising edge of the shift clock and latches data in on the
falling edge, the shift clock must be inverted. The AD5382
requires its data to be MSB first. Since the 8051 outputs the LSB
first, the transmit routine must take this into account.
0
8XC51
AD5382
RxD
TxD
P1.1
SDO
DIN
SCLK
SYNC
SPI/I2C
RESET
SER/PAR
DV
DD
Figure 37. AD5382-to-8051 Interface
AD5382 to ADSP-2101/ADSP-2103
Figure 38 shows a serial interface between the AD5382 and the
ADSP-2101/ADSP-2103. The ADSP-2101/ADSP-2103 should
be set up to operate in SPORT transmit alternate framing mode.
The ADSP-2101/ADSP-2103 SPORT is programmed through
the SPORT control register and should be configured as follows:
internal clock operation, active low framing, and 16-bit word
length. Transmission is initiated by writing a word to the Tx
register after the SPORT has been enabled.
0
ADSP-2101/
ADSP-2103
AD5382
DR
DT
SCK
TFS
RFS
SDO
DIN
SCLK
RESET
SER/PAR
DV
DD
SPI/I2C
SYNC
Figure 38. AD5382-to-ADSP-2101/ADSP-2103 Interface
相关PDF资料
PDF描述
AD5382BST-5-REEL 32-Channel, 3 V/5 V, Single-Supply, 14-Bit, Voltage Output DAC
AD5383BST-3 32-Channel, 3 V/5 V, Single-Supply, 14-Bit, Voltage Output DAC
AD5383BST-5 32-Channel, 3 V/5 V, Single-Supply, 14-Bit, Voltage Output DAC
AD5383 32-Channel, 3 V/5 V, Single-Supply, 12-Bit, Voltage Output DAC
AD5383BST-3-REEL 32-Channel, 3 V/5 V, Single-Supply, 12-Bit, Voltage Output DAC
相关代理商/技术参数
参数描述
AD5382BST-5-REEL 制造商:Analog Devices 功能描述:DAC 32-CH Resistor-String 14-bit 100-Pin LQFP T/R
AD5382BSTZ-3 功能描述:IC DAC 14BIT 32CHAN 3V 100LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1,000 系列:- 设置时间:1µs 位数:8 数据接口:串行 转换器数目:8 电压电源:双 ± 功率耗散(最大):941mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC(0.295",7.50mm 宽) 供应商设备封装:24-SOIC W 包装:带卷 (TR) 输出数目和类型:8 电压,单极 采样率(每秒):*
AD5382BSTZ-5 功能描述:IC DAC 14BIT 32CH 5V 100-LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1,000 系列:- 设置时间:1µs 位数:8 数据接口:串行 转换器数目:8 电压电源:双 ± 功率耗散(最大):941mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC(0.295",7.50mm 宽) 供应商设备封装:24-SOIC W 包装:带卷 (TR) 输出数目和类型:8 电压,单极 采样率(每秒):*
AD5383BST 制造商:Analog Devices 功能描述:- Bulk
AD5383BST-3 制造商:Rochester Electronics LLC 功能描述:32/40-CHANNEL 3V/5V SINGLE SUPPLY 12/14-BIT VOUT DAC - Bulk 制造商:Analog Devices 功能描述: