参数资料
| 型号： | AD5532HSABC |
| 厂商： | Analog Devices Inc |
| 文件页数： | 12/12页 |
| 文件大小： | 0K |
| 描述： | IC DAC 14BIT 32CH 74-CSPBGA |
| 产品培训模块： | Data Converter Fundamentals DAC Architectures |
| 标准包装： | 1 |
| 设置时间： | 10µs |
| 位数： | 14 |
| 数据接口： | 串行 |
| 转换器数目： | 34 |
| 电压电源： | 模拟和数字 |
| 功率耗散（最大）： | 623mW |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 74-LBGA，CSPBGA |
| 供应商设备封装： | 74-CSPBGA（12x12） |
| 包装： | 托盘 |
| 输出数目和类型： | 32 电压，单极 |
| 采样率（每秒）： | 1.1M |
| 配用： | EVAL-AD5532HSEBZ-ND - BOARD EVAL FOR AD5532HS EVAL-AD5532EBZ-ND - BOARD EVAL FOR AD5532 |
REV. 0
AD5532HS
–9–
MICROPROCESSOR INTERFACING
AD5532HS-to-ADSP-21xx Interface
The ADSP-21xx family of DSPs are easily interfaced to the
AD5532HS without the need for extra logic.
A data transfer is initiated by writing a word to the Tx register
after the SPORT has been enabled. In a write sequence, data is
clocked out on each rising edge of the DSP’s serial clock and
clocked into the AD5532HS on the falling edge of its SCLK.
The easiest way to provide the 19-bit data-word required by
the AD5532HS, is to transmit two 10-bit data-words from the
ADSP-21xx. Ensure that the data is positioned correctly in the
TX register so that the first 19 bits transmitted contain valid
data. The SPORT control register should be set up as follows:
TFSW
= 1, Alternate Framing
INVTFS = 1, Active Low Frame Signal
DTYPE = 00, Right Justify Data
ISCLK
= 1, Internal Serial Clock
TFSR
= 1, Frame Every Word
ITFS
= 1, Internal Framing Signal
SLEN
= 1001, 10-Bit Data Word
Figure 3 shows the connection diagram.
SCLK
AD5532HS*
SYNC
TFS
DIN
DT
SCLK
ADSP-2101/
ADSP-2103*
*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 3. AD5532HS-to-ADSP-2101/ADSP-2103 Interface
AD5532HS-to-MC68HC11 Interface
The Serial Peripheral Interface (SPI) on the MC68HC11 is
configured for Master Mode (MSTR = 1), Clock Polarity Bit
(CPOL) = 0 and the Clock Phase Bit (CPHA) = 1. The SPI is
configured by writing to the SPI Control Register (SPCR)—see
68HC11 User Manual. SCK of the 68HC11 drives the SCLK of
the AD5532HS and the MOSI output drives the serial data line
(DIN) of the AD5532HS. The SYNC signal is derived from a port
line (PC7). When data is being transmitted to the AD5532HS, the
SYNC line is taken low (PC7). Data appearing on the MOSI
output is valid on the falling edge of SCK. The 68HC11 transfers
only eight bits of data during each serial transfer operation;
therefore, three consecutive write operations are necessary to
transmit 19 bits of data. Data is transmitted MSB first. It is
important to left-justify the data in the SPDR register so that
the first 19 bits transmitted contain valid data. PC7 must be
pulled low to start a transfer. It is taken high and pulled low
again before any further write cycles can take place. See Figure 4.
SCLK
AD5532HS*
SYNC
DIN
PC7
SCK
MC68HC11*
*ADDITIONAL PINS OMITTED FOR CLARITY
MOSI
Figure 4. AD5532HS-to-MC68HC11 Interface
AD5532HS-to-PIC16C6x/7x Interface
The PIC16C6x/7x Synchronous Serial Port (SSP) is configured
as an SPI Master with the Clock Polarity bit = 0. This is done
by writing to the Synchronous Serial Port Control Register
(SSPCON). See user PIC16/17 Microcontroller User Manual.
In this example I/O port RA1 is being used to pulse SYNC
and enable the serial port of the AD5532HS. This microcontroller
transfers only eight bits of data during each serial transfer
operation; therefore, three consecutive write operations are
necessary to transmit 19 bits of data. Data is transmitted MSB
first. It is important to left-justify the data in the SPDR register
so that the first 19 bits transmitted contain valid data. RA1
must be pulled low to start a transfer. It is taken high and pulled
low again before any further write cycles can take place. Figure 5
shows the connection diagram.
SCLK
PIC16C6x/7x*
SYNC
DIN
SCK/RC3
AD5532HS*
*ADDITIONAL PINS OMITTED FOR CLARITY
SDI/RC4
RA1
Figure 5. AD5532HS-to-PIC16C6x/7x Interface
AD5532HS-to-8051 Interface
The AD5532HS requires a clock synchronized to the serial
data. The 8051 serial interface must therefore be operated in
Mode 0. In this mode serial data exits the 8051 through RxD
and a shift clock is output on TxD. The SYNC signal is derived
from a port line (P1.1). Figure 6 shows how the 8051 is connected
to the AD5532HS. Because the AD5532HS shifts data out on
the rising edge of the shift clock and latches data in on the
falling edge, the shift clock must be inverted. Note also that
the AD5532HS requires its data with the MSB first. Since the
8051 outputs the LSB first, the transmit routine must take this
into account.
AD5532HS*
SCLK
DIN
SYNC
TxD
RxD
P1.1
8051*
*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 6. AD5532HS-to-8051 Interface
相关PDF资料 |
PDF描述 |
|---|---|
| AD5535ABCZ | IC DAC 14BIT 32CHAN 124CSPBGA |
| AD5547BRU | IC DAC 16BIT DUAL 38-TSSOP |
| AD5560JSVUZ-REEL | IC DPS PROGRAMABLE W/DAC 64TQFP |
| AD557JN | IC DAC 8BIT V-OUT 16-DIP |
| AD561KD | IC DAC 10BIT 5-15V IN MONO 16DIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5532HSABCZ | 功能描述:IC DAC 14BIT 32CH HS 74-CSPBGA RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1,000 系列:- 设置时间:1µs 位数:8 数据接口:串行 转换器数目:8 电压电源:双 ± 功率耗散（最大）:941mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC W 包装:带卷 (TR) 输出数目和类型:8 电压，单极 采样率（每秒）:* |
| AD5533 | 制造商:AD 制造商全称:Analog Devices 功能描述:32-Channel Infinite Sample-and-Hold |
| AD5533ABC-1 | 制造商:Analog Devices 功能描述:Sample and Hold 32-CH 16us 74-Pin CSP-BGA |
| AD5533ABC-1REEL | 制造商:Analog Devices 功能描述:Sample and Hold 32-CH 16us 74-Pin CSP-BGA T/R |
| AD5533ABCZ-1 | 制造商:Analog Devices 功能描述:Sample and Hold 32-CH 16us 74-Pin CSP-BGA |
发布紧急采购，3分钟左右您将得到回复。