参数资料
| 型号： | AD5764CSUZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 2/28页 |
| 文件大小： | 0K |
| 描述： | IC DAC 16BIT QUAD VOUT 32TQFP |
| 产品培训模块： | Data Converter Fundamentals DAC Architectures |
| 产品变化通告： | AD5764(R), AD5744R Product Change 04/Sept/2009 |
| 设计资源： | High Accuracy, Bipolar Voltage Output Digital-to-Analog Conversion Using AD5764 (CN0006) |
| 标准包装： | 1 |
| 设置时间： | 8µs |
| 位数： | 16 |
| 数据接口： | 串行 |
| 转换器数目： | 4 |
| 电压电源： | 双 ± |
| 功率耗散（最大）： | 275 mW |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-TQFP |
| 供应商设备封装： | 32-TQFP（7x7） |
| 包装： | 托盘 |
| 输出数目和类型： | 4 电压，双极 |
| 采样率（每秒）： | 1.26M |
| 产品目录页面： | 784 (CN2011-ZH PDF) |
| 配用： | EVAL-AD5764EBZ-ND - BOARD EVAL FOR AD5764 |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
AD5764
Data Sheet
Rev. F | Page 10 of 28
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
NC = NO CONNECT
SYNC
SCLK
SDIN
SDO
CLR
LDAC
D1
D0
AGNDA
VOUTA
VOUTB
AGNDB
AGNDC
VOUTC
VOUTD
AGNDD
RS
T
O
UT
RS
T
IN
DG
ND
DV
CC
AV
DD
PG
N
D
IS
C
AV
SS
BI
N/
2s
C
O
M
P
AV
DD
AV
SS
NC
RE
F
G
ND
NC
RE
F
CD
RE
F
AB
1
2
3
4
5
6
7
8
23
22
21
18
19
20
24
17
PIN 1
9
10 11 12 13 14 15 16
32 31 30 29 28 27 26 25
AD5764
TOP VIEW
(Not to Scale)
05
30
3-
0
06
Figure 6. Pin Configuration
Table 6. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
SYNC
Active Low Input. This is the frame synchronization signal for the serial interface. While SYNC is low,
data is transferred in on the falling edge of SCLK.
2
SCLK
Serial Clock Input. Data is clocked into the input shift register on the falling edge of SCLK. This
operates at clock speeds up to 30 MHz.
3
SDIN
Serial Data Input. Data must be valid on the falling edge of SCLK.
4
SDO
Serial Data Output. Used to clock data from the serial register in daisy-chain or readback mode.
5
CLR
Negative Edge Triggered Input. Asserting this pin sets the data register to 0x0000. There is an internal
pull-up device on this logic input. Therefore, this pin can be left floating and defaults to a Logic 1
condition.
6
LDAC
Load DAC. Logic input. This is used to update the data register and consequently the analog outputs.
When tied permanently low, the addressed data register is updated on the rising edge of SYNC. If
LDAC is held high during the write cycle, the DAC input shift register is updated but the output
update is held off until the falling edge of LDAC. In this mode, all analog outputs can be updated
simultaneously on the falling edge of LDAC. The LDAC pin must not be left unconnected.
7, 8
D0, D1
Digital I/O Port. The user can set up these pins as inputs or outputs that are configurable and readable
over the serial interface. When configured as inputs, these pins have weak internal pull-ups to DVCC.
When programmed as outputs, D0 and D1 are referenced by DVCC and DGND.
9
RSTOUT
Reset Logic Output. This is the output from the on-chip voltage monitor used in the reset circuit. If
desired, it can be used to control other system components.
10
RSTIN
Reset Logic Input. This input allows external access to the internal reset logic. Applying a Logic 0 to
this input clamps the DAC outputs to 0 V. In normal operation, RSTIN should be tied to Logic 1.
Register values remain unchanged.
11
DGND
Digital Ground.
12
DVCC
Digital Supply. Voltage ranges from 2.7 V to 5.25 V.
13, 31
AVDD
Positive Analog Supply. Voltage ranges from 11.4 V to 16.5 V.
14
PGND
Ground Reference Point for Analog Circuitry.
15, 30
AVSS
Negative Analog Supply. Voltage ranges from 11.4 V to 16.5 V.
16
ISCC
Resistor Connection for Pin Programmable Short-Circuit Current. This pin is used in association with an
optional external resistor to AGND to program the short-circuit current of the output amplifiers. Refer
to the Design Features section for further details.
17
AGNDD
Ground Reference Pin for DAC D Output Amplifier.
18
VOUTD
Analog Output Voltage of DAC D. This pin is a buffered output with a nominal full-scale output range
of ±10 V. The output amplifier is capable of directly driving a 10 kΩ, 200 pF load.
19
VOUTC
Analog Output Voltage of DAC C. This pin is a buffered output with a nominal full-scale output range
of ±10 V. The output amplifier is capable of directly driving a 10 kΩ, 200 pF load.
20
AGNDC
Ground Reference Pin for DAC C Output Amplifier.
相关PDF资料 |
PDF描述 |
|---|---|
| AD5764RBSUZ | IC DAC 16BIT QUAD VOUT 32-TQFP |
| AD5781BRUZ-REEL7 | IC DAC 18BIT SRL 20TSSOP |
| AD5790BCPZ | IC DAC VOLT OUT 20BIT 24LFCSP |
| AD5791BRUZ | IC DAC 20BIT SRL 20TSSOP |
| AD5821ABCBZ-REEL | IC DAC 10BIT CURRENTSINK 9WLCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5764CSUZ-REEL7 | 功能描述:IC DAC 16BIT QUAD BIPO 32-TQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1,000 系列:- 设置时间:1µs 位数:8 数据接口:串行 转换器数目:8 电压电源:双 ± 功率耗散（最大）:941mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC W 包装:带卷 (TR) 输出数目和类型:8 电压，单极 采样率（每秒）:* |
| AD5764R | 制造商:AD 制造商全称:Analog Devices 功能描述:Complete Quad, 16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DAC |
| AD5764R_08 | 制造商:AD 制造商全称:Analog Devices 功能描述:Complete Quad, 16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DAC |
| AD5764RASUZ | 制造商:AD 制造商全称:Analog Devices 功能描述:Complete Quad, 16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DAC |
| AD5764RASUZ-REEL7 | 制造商:AD 制造商全称:Analog Devices 功能描述:Complete Quad, 16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DAC |
发布紧急采购，3分钟左右您将得到回复。