参数资料
| 型号： | AD5764RCSUZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 15/32页 |
| 文件大小： | 0K |
| 描述： | IC DAC QUAD 16BIT VOUT 32-TQFP |
| 产品培训模块： | Data Converter Fundamentals DAC Architectures |
| 产品变化通告： | AD5764(R), AD5744R Product Change 04/Sept/2009 |
| 设计资源： | High Accuracy, Bipolar Voltage Output Digital-to-Analog Conversion Using AD5764 (CN0006) |
| 标准包装： | 1 |
| 设置时间： | 8µs |
| 位数： | 16 |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 4 |
| 电压电源： | 双 ± |
| 功率耗散（最大）： | 275 mW |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-TQFP |
| 供应商设备封装： | 32-TQFP（7x7） |
| 包装： | 托盘 |
| 输出数目和类型： | 4 电压，双极 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
AD5764R
Data Sheet
Rev. D | Page 22 of 32
68HC11*
MISO
SYNC
SDIN
SCLK
MOSI
SCK
PC7
PC6
LDAC
SDO
SYNC
SCLK
LDAC
SDO
SYNC
SCLK
LDAC
SDO
SDIN
*ADDITIONAL PINS OMITTED FOR CLARITY.
AD5764R*
06064-
061
Figure 40. Daisy-Chaining the AD5764R
Daisy-Chain Operation
For systems that contain several devices, the SDO pin can be
used to daisy-chain several devices together. This daisy-chain
mode can be useful in system diagnostics and in reducing the
number of serial interface lines. The first falling edge of SYNC
starts the write cycle. The SCLK is continuously applied to the
input shift register when SYNC is low. If more than 24 clock
pulses are applied, the data ripples out of the input shift register
and appears on the SDO line. This data is clocked out on the
rising edge of SCLK and is valid on the falling edge. By
connecting the SDO of the first device to the SDIN input of the
next device in the chain, a multidevice interface is constructed.
Each device in the system requires 24 clock pulses. Therefore,
the total number of clock cycles must equal 24n, where n is the
total number of AD5764R devices in the chain. When the serial
transfer to all devices is complete, SYNC is taken high. This
latches the input data in each device in the daisy chain and
prevents any further data from being clocked into the input shift
register. The serial clock can be a continuous or a gated clock.
A continuous SCLK source can be used only if SYNC is held
low for the correct number of clock cycles. In gated clock mode,
a burst clock containing the exact number of clock cycles must
be used, and SYNC must be taken high after the final clock to
latch the data.
Readback Operation
Before a readback operation is initiated, the SDO pin must be
enabled by writing to the function register and clearing the SDO
disable bit; this bit is cleared by default. Readback mode is invoked
by setting the R/W bit to 1 in the serial input register write. With
R/W set to 1, Bit A2 to Bit A0, in association with Bit REG2 to
Bit REG0, select the register to be read. The remaining data bits in
the write sequence are don’t care. During the next SPI write, the
data appearing on the SDO output contains the data from the
previously addressed register. For a read of a single register, the
NOP command can be used in clocking out the data from the
selected register on SDO. The readback diagram in Figure 4
shows the readback sequence. For example, to read back the
fine gain register of Channel A, implement the following
sequence:
1. Write 0xA0XXXX to the input shift register. This write
configures the AD5764R for read mode with the fine gain
register of Channel A selected. Note that all the data bits,
DB15 to DB0, are don’t care.
2. Follow with a second write: an NOP condition, 0x00XXXX.
During this write, the data from the fine gain register is clocked
out on the SDO line; that is, data clocked out contains the
data from the fine gain register in Bit DB5 to Bit DB0.
SIMULTANEOUS UPDATING VIA LDAC
Depending on the status of both SYNC and LDAC, and after
data has been transferred into the input register of the DACs,
there are two ways to update the data registers and DAC outputs.
Individual DAC Updating
In individual DAC updating mode, LDAC is held low while data
is being clocked into the input shift register. The addressed DAC
output is updated on the rising edge of SYNC.
Simultaneous Updating of All DACs
In simultaneous updating of all DACs mode, LDAC is held high
while data is being clocked into the input shift register. All DAC
outputs are updated by taking LDAC low any time after SYNC
has been taken high. The update then occurs on the falling edge
of LDAC.
相关PDF资料 |
PDF描述 |
|---|---|
| MS27497E16F26SLC | CONN HSG RCPT 26POS WALL MT SCKT |
| VI-21H-MY-F2 | CONVERTER MOD DC/DC 52V 50W |
| VE-23P-MY-F4 | CONVERTER MOD DC/DC 13.8V 50W |
| VI-21F-MY-F4 | CONVERTER MOD DC/DC 72V 50W |
| MS27505E17B35BC | CONN HSG RCPT 55POS BOX MT SCKT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5764RCSUZ-REEL7 | 功能描述:IC DAC QUAD 16BIT VOUT 32-TQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1,000 系列:- 设置时间:1µs 位数:8 数据接口:串行 转换器数目:8 电压电源:双 ± 功率耗散（最大）:941mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC W 包装:带卷 (TR) 输出数目和类型:8 电压，单极 采样率（每秒）:* |
| AD5764SSUZ-EP-RL7 | 功能描述:16 Bit Digital to Analog Converter 4 32-TQFP (7x7) 制造商:analog devices inc. 系列:iCMOS? 包装:剪切带（CT） 零件状态:有效 位数:16 数模转换器数:4 建立时间:10μs 输出类型:Voltage - Buffered 差分输出:无 数据接口:SPI，DSP 参考类型:外部 电压 - 电源，模拟:±11.4 V ~ 16.5 V 电压 - 电源，数字:2.7 V ~ 5.25 V INL/DNL（LSB）:±2（最大），±1（最大） 架构:R-2R 工作温度:-55°C ~ 125°C 封装/外壳:32-TQFP 供应商器件封装:32-TQFP（7x7） 标准包装:1 |
| AD5765 | 制造商:AD 制造商全称:Analog Devices 功能描述:Complete Quad, 16-Bit, High Accuracy, Serial Input, ±5V DACs |
| AD5765BSUZ | 功能描述:IC DAC 16BIT +/-5V QUAD 2LSB 32L RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Data Converter Fundamentals DAC Architectures 标准包装:750 系列:- 设置时间:7µs 位数:16 数据接口:并联 转换器数目:1 电压电源:双 ± 功率耗散（最大）:100mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-LCC（J 形引线） 供应商设备封装:28-PLCC（11.51x11.51） 包装:带卷 (TR) 输出数目和类型:1 电压，单极；1 电压，双极 采样率（每秒）:143k |
| AD5765BSUZ-REEL7 | 功能描述:IC DAC 16BIT 5V QUAD 32-TQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Data Converter Fundamentals DAC Architectures 标准包装:750 系列:- 设置时间:7µs 位数:16 数据接口:并联 转换器数目:1 电压电源:双 ± 功率耗散（最大）:100mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-LCC（J 形引线） 供应商设备封装:28-PLCC（11.51x11.51） 包装:带卷 (TR) 输出数目和类型:1 电压，单极；1 电压，双极 采样率（每秒）:143k |
发布紧急采购，3分钟左右您将得到回复。