参数资料
型号: AD5932YRUZ
厂商: Analog Devices Inc
文件页数: 13/28页
文件大小: 0K
描述: IC PROG WAVEFORM GEN SNGL16TSSOP
产品培训模块: Direct Digital Synthesis Tutorial Series (1 of 7): Introduction
Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action
Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter
Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction
Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter
Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator
标准包装: 96
分辨率(位): 10 b
主 fclk: 50MHz
调节字宽(位): 24 b
电源电压: 2.3 V ~ 5.5 V
工作温度: -40°C ~ 125°C
安装类型: 表面贴装
封装/外壳: 16-TSSOP(0.173",4.40mm 宽)
供应商设备封装: 16-TSSOP
包装: 管件
产品目录页面: 797 (CN2011-ZH PDF)
AD5932
Data Sheet
Rev. A | Page 20 of 28
APPLICATIONS
GROUNDING AND LAYOUT
The printed circuit board that houses the AD5932 should be
designed so that the analog and digital sections are separated
and confined to certain areas of the board. This facilitates the
use of ground planes that can be easily separated. A minimum
etch technique is generally best for ground planes because it
gives the best shielding. Digital and analog ground planes
should be joined in only one place. If the AD5932 is the only
device requiring an AGND-to-DGND connection, then the
ground planes should be connected at the AGND and DGND
pins of the AD5932. If the AD5932 is in a system where
multiple devices require AGND-to-DGND connections, the
connection should be made at one point only, a star ground
point that should be established as close as possible to the
AD5932.
Avoid running digital lines under the device because these
couple noise onto the die. The analog ground plane should run
under the AD5932 to avoid noise coupling. The power supply
lines to the AD5932 should use as large a track as possible to
provide low impedance paths and reduce the effects of glitches
on the power supply line. Fast switching signals, such as clocks,
should be shielded with digital ground to avoid radiating noise
to other sections of the board. Avoid crossover of digital and
analog signals. Traces on opposite sides of the board should run
at right angles to each other, reducing the effects of feedthrough.
A microstrip technique is by far the best but is not always
possible with a double-sided board. In this technique, the
component side of the board is dedicated to ground planes,
while signals are placed on the other side.
Good decoupling is important. The analog and digital supplies
to the AD5932 are independent and separately pinned out to
minimize coupling between analog and digital sections of the
device. All analog and digital supplies should be decoupled to
AGND and DGND, respectively, with 0.1 F ceramic capacitors
in parallel with 10 F tantalum capacitors. To achieve the best
from the decoupling capacitors, they should be placed as close
as possible to the device, ideally right up against the device. In
systems where a common supply is used to drive both the AVDD
and DVDD of the AD5932, it is recommended that the system’s
AVDD supply be used. This supply should have the recom-
mended analog supply decoupling between the AVDD pin of
the AD5932 and AGND and the recommended digital supply
decoupling capacitors between the DVDD pin and DGND.
Interfacing to Microprocessors
The AD5932 has a standard serial interface that allows the part
to interface directly with several microprocessors. The device
uses an external serial clock to write the data/control informa-
tion into the device. The serial clock can have a frequency of
40 MHz maximum. The serial clock can be continuous, or it
can idle high or low between write operations. When data/control
information is being written to the AD5932, FSYNC is taken
low and is held low while the 16 bits of data are being written
into the AD5932. The FSYNC signal frames the 16 bits of
information being loaded into the AD5932.
AD5932 TO ADSP-21XX INTERFACE
Figure 34 shows the serial interface between the AD5932 and
the ADSP-21xx. The ADSP-21xx should be set up to operate in
the SPORT transmit alternate framing mode (TFSW = 1). The
ADSP-21xx are programmed through the SPORT control
register and should be configured as follows:
Internal clock operation (ISCLK = 1)
Active low framing (INVTFS = 1)
16-bit word length (SLEN = 15)
Internal frame sync signal (ITFS = 1)
Generation of a frame sync for each write (TFSR = 1)
Transmission is initiated by writing a word to the Tx register
after the SPORT has been enabled. The data is clocked out on
each rising edge of the serial clock and clocked into the AD5932
on the SCLK falling edge.
AD59321
ADSP-2101/
ADSP-21031
1ADDITIONAL PINS OMITTED FOR CLARITY.
TFS
DT
SCLK
FSYNC
05416-
034
SDATA
SCLK
Figure 34. ADSP-2101/ADSP-2103 to AD5932 Interface
相关PDF资料
PDF描述
AD9833BRMZ IC WAVEFORM GENERTR PROG 10-MSOP
VE-B1J-IX-B1 CONVERTER MOD DC/DC 36V 75W
VI-B1J-IX-B1 CONVERTER MOD DC/DC 36V 75W
AD9838BCPZ-RL7 IC DDS 16MHZ LP 20LFCSP
VI-21L-CU-S CONVERTER MOD DC/DC 28V 200W
相关代理商/技术参数
参数描述
AD5932YRUZ-REEL7 功能描述:IC PROG WAVEFORM GENERAT 16TSSOP RoHS:是 类别:集成电路 (IC) >> 接口 - 直接数字合成 (DDS) 系列:- 产品变化通告:Product Discontinuance 27/Oct/2011 标准包装:2,500 系列:- 分辨率(位):10 b 主 fclk:25MHz 调节字宽(位):32 b 电源电压:2.97 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-TSSOP(0.173",4.40mm 宽) 供应商设备封装:16-TSSOP 包装:带卷 (TR)
AD5933 制造商:AD 制造商全称:Analog Devices 功能描述:1 MSPS 12-Bit Impedance Converter, Network Analyzer
AD5933BRSZ-U1 制造商:Analog Devices 功能描述:CNVRTR NETWORK ANALYZER 16SSOP - Rail/Tube
AD5933YRSZ 功能描述:IC NTWK ANALYZER 12B 1MSP 16SSOP RoHS:是 类别:集成电路 (IC) >> 接口 - 直接数字合成 (DDS) 系列:- 产品变化通告:Product Discontinuance 27/Oct/2011 标准包装:2,500 系列:- 分辨率(位):10 b 主 fclk:25MHz 调节字宽(位):32 b 电源电压:2.97 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-TSSOP(0.173",4.40mm 宽) 供应商设备封装:16-TSSOP 包装:带卷 (TR)
AD5933YRSZ 制造商:Analog Devices 功能描述:IC IMPEDANCE CONV 1MSPS 12BIT 16SSOP