- 您现在的位置：买卖IC网 > PDF目录373890 > AD6622 (Analog Devices, Inc.) Four-Channel, 75 MSPS Digital Transmit Signal Processor TSP PDF资料下载
参数资料
| 型号： | AD6622 |
| 厂商： | Analog Devices, Inc. |
| 英文描述： | Four-Channel, 75 MSPS Digital Transmit Signal Processor TSP |
| 中文描述： | 4通道，75 MSPS的数字传输信号处理器判刑 |
| 文件页数： | 4/28页 |
| 文件大小： | 242K |
| 代理商： | AD6622 |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
AD6622
–4–
REV. 0
Test
Level
AD6622AS
Typ
Name
Parameter (Conditions)
Temp
Min
Max
Unit
MICROPROCESSOR PORT, MODE MNM (MODE = 1)
MODE MNM Write Timing
:
t
HDS
t
HRW
t
SAM
t
HAM
t
DDTACK
t
ACC
FAST
t
ACC
MEDIUM
t
ACC
SLOW
MODE MNM Read Timing
:
t
SAM
t
HA
t
ZD
t
DD
t
DDTACK
t
ACC
FAST
t
ACC
MEDIUM
t
ACC
SLOW
DS
(
RD
) to
DTACK
(RDY) Hold Time
R/
W
(
WR
) to
DTACK
(RDY) Hold Time
Address/Data to R/
W
(
WR
) Setup Time
Address/Data to R/
W
(
WR
) Hold Time
DS
(
RD
) to
DTACK
(RDY) Delay
R/
W
(
WR
) to
DTACK
(RDY) Low Delay
R/
W
(
WR
) to
DTACK
(RDY) Low Delay
R/
W
(
WR
) to
DTACK
(RDY) Low Delay
Full
Full
Full
Full
Full
Full
Full
Full
IV
IV
IV
IV
IV
IV
IV
IV
0
0
0
0
ns
ns
ns
ns
ns
ns
ns
ns
1
×
t
CLK
3
×
t
CLK
4
×
t
CLK
5
×
t
CLK
2
×
t
CLK
3
×
t
CLK
4
×
t
CLK
Address to
DS
(
RD
) Setup Time
Address to Data Hold Time
Data Three-State Delay
DTACK
(RDY) to Data Delay
DS
(
RD
) to
DTACK
(RDY) Delay
DS
(
RD
) to
DTACK
(RDY) Low Delay
DS
(
RD
) to
DTACK
(RDY) Low Delay
DS
(
RD
) to
DTACK
(RDY) Low Delay
Full
Full
Full
Full
Full
Full
Full
Full
IV
IV
IV
IV
IV
IV
IV
IV
0
0
0
ns
ns
ns
ns
ns
ns
ns
ns
t
CLK
– 10
1
t
CLK
3
×
t
CLK
4
×
t
CLK
5
×
t
CLK
2
×
t
CLK
3
×
t
CLK
4
×
t
CLK
NOTES
1
All Timing Specifications valid over VDD range of 2.4 V to 3.3 V.
Specifications subject to change without notice.
CLK
OUT[17:0],
QOUT
t
CLK
t
CLKL
t
CLKH
t
ZO
t
HO
t
ZO
OEN
t
SO
Figure 1. Parallel Output Switching Characteristics
CLK
SCLK
SDFS
SDI
CLKn
DATAn
t
DSCLK
t
DSDFS
t
DSDFS
t
SSI
t
HSI
Figure 2. Serial Port Switching Characteristics
CLK
IN[17:0],
QIN
t
SI
t
HI
Figure 3. Wideband Input Timing
SYNC
CLK
t
SS
t
HS
Figure 4. SYNC Timing Inputs
相关PDF资料 |
PDF描述 |
|---|---|
| AD6623 | 4-Channel, 104 MSPS Digital Transmit Signal Processor TSP |
| AD6623ABC | 4-Channel, 104 MSPS Digital Transmit Signal Processor TSP |
| AD6623AS | 4-Channel, 104 MSPS Digital Transmit Signal Processor TSP |
| AD6623PCB | 4-Channel, 104 MSPS Digital Transmit Signal Processor TSP |
| AD6624AS | Four-Channel, 80 MSPS Digital Receive Signal Processor (RSP) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD6622AS | 制造商:Analog Devices 功能描述:Transmit Signal Processor 128-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:4 CHANNEL 65 MSPS DIGITAL UPCONVERTER - Bulk |
| AD6622PCB | 制造商:AD 制造商全称:Analog Devices 功能描述:Four-Channel, 75 MSPS Digital Transmit Signal Processor TSP |
| AD6622S | 制造商:AD 制造商全称:Analog Devices 功能描述:Four-Channel, 75 MSPS Digital Transmit Signal Processor TSP |
| AD6622S/PCB | 制造商:AD 制造商全称:Analog Devices 功能描述:Four-Channel, 75 MSPS Digital Transmit Signal Processor TSP |
| AD6623 | 制造商:Analog Devices 功能描述: |
发布紧急采购，3分钟左右您将得到回复。