- 您现在的位置：买卖IC网 > PDF目录373890 > AD6622S (Analog Devices, Inc.) Four-Channel, 75 MSPS Digital Transmit Signal Processor TSP PDF资料下载
参数资料
| 型号： | AD6622S |
| 厂商： | Analog Devices, Inc. |
| 英文描述： | Four-Channel, 75 MSPS Digital Transmit Signal Processor TSP |
| 中文描述： | 4通道，75 MSPS的数字传输信号处理器判刑 |
| 文件页数： | 18/28页 |
| 文件大小： | 242K |
| 代理商： | AD6622S |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
AD6622
–18–
REV. 0
Start refers to the start-up of an individual channel, chip, or
multiple chips. If a channel is not used, it should be put in the
Sleep Mode to reduce power dissipation. Following a hard reset
(low pulse on the AD6622
RESET
pin), all channels are placed
in the Sleep Mode.
NCO
FREQUENCY
REGISTER
32
32
D
Q
32
D
Q
NCO
REGISTER
NCO PHASE
ACCUMULATOR
HOP
HOLD-OFF
16
16
D
Q
D
PL
HOLD-OFF
COUNTER
C = 1
C = 0
ENA
START
HOLD-OFF
16
D
16
Q
D
PL
START
COUNTER
C = 1
C = 0
ENA
START SYNC
EXTERNAL
ADDRESS 4
D
Q
SET
SLEEP
CLK
RESET
PIN
HOP SYNC
ENA
M
Figure 20. NCO Shadow Register and Hold-Off Counter
Start with No Sync
If no synchronization is needed to start multiple channels or
multiple AD6622s, the following method can be used to ini-
tialize the device.
1. To program a channel, it must
fi
rst be set to the Program
Mode (bit high) and Sleep Mode (bit high) (External Address
4). The Program Mode allows programming of data memory
and coef
fi
cient memory (all other registers are programmable
whether or not in Program Mode). Since no synchronization
is used all sync bits are set low (External Address 5). All
appropriate control and memory registers (
fi
lter) are then
loaded. The Start Update Hold-Off Counter (0x00) should
be set to 0.
2. Set the appropriate program and sleep bits low (External
Address 4). This enables the channel. The channel must have
Program and Sleep Mode low to activate a channel.
Start with Soft Sync
The AD6622 includes the ability to synchronize channels or chips
under microprocessor control. One action to synchronize is the
start of channels or chips. The Start Update Hold-Off Counter
(0x00) in conjunction with the start bit and sync bit (External
Address 5) allow this synchronization. Basically the Start Update
Hold-Off Counter delays the start of a channel(s) by its value
(number of AD6622 CLKs). The following method is used to
synchronize the start of multiple channels via microprocessor
control.
1. Set the appropriate channels to sleep mode (a hard reset
to the AD6622
RESET
pin brings all four channels up in
sleep mode).
2. Write the Start Update Hold-Off Counter(s) (0x00) to the
appropriate value (greater than 1 and less than 2
16
–
1). If the
chip(s) is not initialized, all other registers should be loaded
at this step.
3. Write the Start bit and the SyncX(s) bit high (External
Address 5).
4. This starts the Start Update Hold-Off Counter counting
down. The counter is clocked with the AD6622 CLK signal.
When it reaches a count of one the Sleep bit of the appropri-
ate channel(s) is set low to activate the channel(s).
Start with Pin Sync
A sync pin is provided on the AD6622 to provide the most
accurate synchronization, especially between multiple AD6622s.
Synchronization of start with an external signal is accomplished
with the following method.
1. Set the appropriate channels to sleep mode (a hard reset to
the AD6622
RESET
pin brings all four channels up in
sleep mode).
2. Write the Start Update Hold-Off Counter(s) (0x00) to the
appropriate value (greater than 1 and less than 2
16
–
1). If the
chip(s) is not initialized, all other registers should be loaded
at this step.
3. Set the start on pin sync bit and the appropriate sync pin
enable high (0x001).
4. When the sync pin is sampled high by the AD6622 CLK, it
enables the countdown of the Start Update Hold-Off Counter.
The counter is clocked with the AD6622 CLK signal. When
it reaches a count of one, the sleep bit of the appropriate
channel(s) is set low to activate the channel(s).
Hop is a jump from one NCO frequency to a new NCO frequency.
This change in frequency can be synchronized via microproces-
sor control or an external sync signal as described below.
To set the NCO frequency without synchronization the follow-
ing method should be used.
Set Freq No Hop
1. Set the NCO Freq Hold-Off Counter to 0.
2. Load the appropriate NCO frequency. The new frequency
will immediately be loaded to the NCO.
Hop with Soft Sync
The AD6622 includes the ability to synchronize a change in
NCO frequency of multiple channels or chips under micro-
processor control. The NCO Freq Hold-Off Counter (0x03), in
conjunction with the hop bit and the sync bit (Ext Address 5),
allow this synchronization. Basically the NCO Freq Hold-Off
Counter delays the new frequency from being loaded into the
NCO by its value (number of AD6622 CLKs). The following
method is used to synchronize a hop in frequency of multiple chan-
nels via microprocessor control.
相关PDF资料 |
PDF描述 |
|---|---|
| AD6622 | Four-Channel, 75 MSPS Digital Transmit Signal Processor TSP |
| AD6623 | 4-Channel, 104 MSPS Digital Transmit Signal Processor TSP |
| AD6623ABC | 4-Channel, 104 MSPS Digital Transmit Signal Processor TSP |
| AD6623AS | 4-Channel, 104 MSPS Digital Transmit Signal Processor TSP |
| AD6623PCB | 4-Channel, 104 MSPS Digital Transmit Signal Processor TSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD6622S/PCB | 制造商:AD 制造商全称:Analog Devices 功能描述:Four-Channel, 75 MSPS Digital Transmit Signal Processor TSP |
| AD6623 | 制造商:Analog Devices 功能描述: |
| AD6623ABC | 制造商:Analog Devices 功能描述:Signal Processor 196-Pin CSP-BGA 制造商:Rochester Electronics LLC 功能描述:4 CHANNEL, 104 MSPS DIGITAL TSP - Bulk |
| AD6623ABCZ | 制造商:Analog Devices 功能描述:Signal Processor 196-Pin CSP-BGA |
| AD6623AS | 制造商:Analog Devices 功能描述:Signal Processor 128-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:4 CHANNEL, 104 MSPS DIGITAL TSP - Bulk |
发布紧急采购，3分钟左右您将得到回复。